mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity
5802 commits 122 branches 59 tags 72 MiB
Commit graph

5802 commits

This branch
This branch
All branches
Author SHA1 Message Date
Eddie Hung
4fadb471a3 Re-enable dist RAM boxes for ECP5 2019-06-24 22:12:50 -07:00
Eddie Hung
a4a7e63d84 Revert "Re-enable dist RAM boxes for ECP5" 
This reverts commit ca0225fcfa.
 2019-06-24 22:10:28 -07:00
Eddie Hung
babadf5938 Do not use log_id as it strips \\, also fix scc for |wire| > 1 2019-06-24 22:04:22 -07:00
Eddie Hung
ca0225fcfa Re-enable dist RAM boxes for ECP5 2019-06-24 21:55:54 -07:00
Eddie Hung
152e682bd5 Add Xilinx dist RAM as comb boxes 2019-06-24 21:54:01 -07:00
Eddie Hung
49a762ba46 Fix abc9's scc breaker, also break on abc_scc_break attr 2019-06-24 21:53:18 -07:00
Eddie Hung
9dca024a30 Add tests/various/abc9.{v,ys} with SCC test 2019-06-24 21:52:53 -07:00
Eddie Hung
cec2292b0b Merge remote-tracking branch 'origin/master' into xaig 2019-06-24 20:01:43 -07:00
Clifford Wolf
e32cef4063
Merge pull request #1124 from mmicko/json_ports 
Add upto and offset to JSON ports
 2019-06-24 08:52:12 +02:00
Eddie Hung
6027549464 Add comments to ecp5 box 2019-06-22 14:33:47 -07:00
Eddie Hung
792d0670c3 Add comment to xc7 box 2019-06-22 14:28:24 -07:00
Eddie Hung
63182ed57d Fix and cleanup ice40 boxes for carry in/out 2019-06-22 14:27:41 -07:00
Eddie Hung
7903ebe3e0 Carry in/out box ordering now move to end, not swap with end 2019-06-22 14:18:42 -07:00
Eddie Hung
65c022c257 Remove DFF and RAMD box info for now 2019-06-21 20:41:14 -07:00
Eddie Hung
8d18c256f0 Merge branch 'master' into xaig 2019-06-21 20:31:56 -07:00
Eddie Hung
fb8fab4a29 Add 'muxcover -dmux=<cost>' and '-nopartial' to CHANGELOG 2019-06-21 20:30:24 -07:00
Eddie Hung
1abe93e48d Merge remote-tracking branch 'origin/master' into xaig 2019-06-21 17:43:29 -07:00
Eddie Hung
0f300e75c0 Fix CHANGELOG 2019-06-21 17:39:56 -07:00
Eddie Hung
f2ead4334a Reduce log_debug spam in parse_xaiger() 2019-06-21 17:33:49 -07:00
Eddie Hung
ad296d77ab Do not rename non LUT cells in abc9 2019-06-21 17:18:04 -07:00
Eddie Hung
fddb027cab Replace assert with error message 2019-06-21 17:18:04 -07:00
Eddie Hung
7074ec9cd5 Add log_push()/log_pop() inside write_xaiger 2019-06-21 17:17:29 -07:00
Eddie Hung
e01bab6c64
Merge pull request #1108 from YosysHQ/clifford/fix1091 
Add support for partial matches to muxcover
 2019-06-21 17:13:41 -07:00
Eddie Hung
65c1199acd One more workaround for gcc-4.8 2019-06-21 14:36:24 -07:00
Eddie Hung
b75863ca3f Workaround issues exposed by gcc-4.8 2019-06-21 14:31:09 -07:00
Eddie Hung
bd7ec673dd No point logging constant bit 2019-06-21 14:31:09 -07:00
Eddie Hung
70c93ea0c4 Move comment 2019-06-21 14:31:09 -07:00
Miodrag Milanovic
fde90f7f8e Fix json formatting 2019-06-21 20:01:40 +02:00
Miodrag Milanovic
50e7221077 Add upto and offset to JSON ports 2019-06-21 19:47:25 +02:00
Clifford Wolf
e664814971
Merge pull request #1123 from mmicko/fix_typo 
Fix json frontend loading upto
 2019-06-21 19:25:35 +02:00
Clifford Wolf
ec979475e7 Replace "muxcover -freedecode" with "muxcover -dmux=cost" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-06-21 19:24:41 +02:00
Miodrag Milanovic
3775763f51 Fix typo 2019-06-21 19:09:34 +02:00
Eddie Hung
6d74cf0d2b
Merge pull request #1085 from YosysHQ/eddie/shregmap_improve 
Improve shregmap to handle case where first flop is common to two chains
 2019-06-21 08:56:56 -07:00
Clifford Wolf
918460ddd3
Merge pull request #1122 from YosysHQ/clifford/jsonports 
Added JSON upto and offset
 2019-06-21 16:58:12 +02:00
Clifford Wolf
f15def325c Added JSON upto and offset 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-06-21 15:22:17 +02:00
Clifford Wolf
f0955452ae
Merge pull request #1121 from YosysHQ/ecp5-ccu2c-inv 
ecp5: Improve mapping of $alu when BI is used
 2019-06-21 15:07:39 +02:00
David Shah
a0d3d2bb41 ecp5: Improve mapping of $alu when BI is used 
Signed-off-by: David Shah <dave@ds0.me>
 2019-06-21 09:45:11 +01:00
Clifford Wolf
c9949dba99
Merge pull request #1117 from bwidawsk/more-home 
Add a few more filename rewrites
 2019-06-21 10:13:51 +02:00
Clifford Wolf
78e7a6f6f2
Merge pull request #1119 from YosysHQ/eddie/fix1118 
Make genvar a signed type
 2019-06-21 10:13:13 +02:00
Clifford Wolf
86a753cc18
Merge pull request #1116 from YosysHQ/eddie/fix1115 
Sign extend unsized 'bx and 'bz values
 2019-06-21 10:12:32 +02:00
Clifford Wolf
9286b6f013 Add "muxcover -freedecode" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2019-06-21 10:02:10 +02:00
Eddie Hung
6a336ca23e Fix spacing 2019-06-20 22:30:20 -07:00
Eddie Hung
cbbd96aae9 Revert Makefile 2019-06-20 22:30:20 -07:00
Eddie Hung
e21f01d938 Refactor bit2aig for less lookups 2019-06-20 22:10:43 -07:00
Eddie Hung
4422b7311b Fix gcc invalidation behaviour for write_aiger 2019-06-20 22:10:43 -07:00
Eddie Hung
32f8014e12 Fix gcc error, due to dict invalidation during recursion 2019-06-20 22:10:43 -07:00
Eddie Hung
54f3237720 Fix gcc warning of potentially uninitialised 2019-06-20 22:10:43 -07:00
Eddie Hung
c4ea6fff65 Fix gcc invalidation behaviour for write_aiger 2019-06-20 21:56:47 -07:00
Clifford Wolf
891ea6512e Improvements in muxcover 
- Slightly under-estimate cost of decoder muxes
- Prefer larger muxes at tree root at same cost
- Don't double-count input cost for partial muxes
- Add debug log output
 2019-06-20 19:47:59 -07:00
Eddie Hung
844c42cef8 Missing a clean and opt_expr -mux_bool in test 2019-06-20 19:47:59 -07:00