mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 11:25:53 +00:00
Code Activity
4012 commits 101 branches 53 tags 48 MiB
Commit graph

3 commits

Author SHA1 Message Date
Clifford Wolf
ea82191c57 Add inout ports to cells_xtra.v 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 2018-10-08 11:38:10 -07:00
Tim Ansell
cd261795ba xilinx: Adding missing inout IO port to IOBUF 2018-10-08 11:38:10 -07:00
Clifford Wolf
ff5c61b120 Added black box modules for all the 7-series design elements (as listed in ug953) 2016-03-19 11:09:10 +01:00