459 commits

Author	SHA1	Message	Date
Clifford Wolf	02f4f89fdb	Disabled const folding of ternary op when select is undef	2013-11-07 18:18:16 +01:00
Clifford Wolf	947bd9b96b	Renamed extend_un0() to extend_u0() and use it in genrtlil	2013-11-07 18:17:10 +01:00
Clifford Wolf	ed4bcd52e5	Fixed sign handling in constants	2013-11-07 14:53:10 +01:00
Clifford Wolf	83a8b8b5ca	Fixed const folding in corner cases with parameters	2013-11-07 14:08:53 +01:00
Clifford Wolf	b52bf379b9	Fixed width detection for replicate operator	2013-11-07 12:43:04 +01:00
Clifford Wolf	536621a98b	Fixed at_zero evaluation of dynamic ranges	2013-11-07 11:25:19 +01:00
Clifford Wolf	f050c40519	Various fixes for correct parameter support	2013-11-07 10:02:11 +01:00
Clifford Wolf	160adccca2	Fixed the fix for propagation of width hints for $signed() and $unsigned()	2013-11-07 03:01:28 +01:00
Clifford Wolf	7fe13faefa	Fixed propagation of width hints for $signed() and $unsigned()	2013-11-06 22:41:21 +01:00
Clifford Wolf	baeca48a24	Additional fixes for undef propagation in concat and replicate ops	2013-11-06 21:16:54 +01:00
Clifford Wolf	6fcbc79b5c	Improved width extension with regard to undef propagation	2013-11-06 21:05:11 +01:00
Clifford Wolf	f2786df146	Another fix for early width and sign detection in ast simplifier	2013-11-04 21:29:36 +01:00
Clifford Wolf	d38c67f53d	Fixed const folding of ternary operator	2013-11-04 16:46:14 +01:00
Clifford Wolf	8d226da694	Use proper bit width ans sign extension for const folding	2013-11-04 15:37:09 +01:00
Clifford Wolf	1325514d33	Fixes for early width and sign detection in ast simplifier	2013-11-04 08:28:13 +01:00
Clifford Wolf	472117d532	further improved early width and sign detection in ast simplifier	2013-11-04 06:04:42 +01:00
Clifford Wolf	d2b083f5cb	Fixed detectSignWidthWorker (ast frontend) for AST_CONCAT	2013-11-03 18:56:45 +01:00
Clifford Wolf	ada80545fa	Behavior should be identical now to rev. 0b4a64ac6a (next: testing before constfold fixes)	2013-11-02 21:13:01 +01:00
Clifford Wolf	943329c1dc	Various ast changes for early expression width detection (prep for constfold fixes)	2013-11-02 13:00:17 +01:00
Clifford Wolf	23cf23418c	Fixed handling of boolean attributes (frontends)	2013-10-24 11:20:13 +02:00
Johann Glaser	6c4cbc03c2	Added support for notif0/notif1 primitives	2013-08-20 11:23:59 +02:00
Clifford Wolf	0003743432	Fixed width and sign detection for ** operator	2013-08-19 20:58:01 +02:00
Clifford Wolf	8656b1c08f	Added support for bufif0/bufif1 primitives	2013-08-19 19:50:04 +02:00
Clifford Wolf	4214561890	Improved ast dumping (ast/verilog frontend)	2013-08-19 19:49:14 +02:00
Clifford Wolf	759852914d	Added support for "2**n" shifter encoding	2013-08-12 14:47:50 +02:00
Clifford Wolf	c8763301b4	Added $div and $mod technology mapping	2013-08-09 17:09:24 +02:00
Clifford Wolf	0f38008ed3	Added "design" command (-reset, -save, -load)	2013-07-27 14:27:51 +02:00
Clifford Wolf	3650fd7fbe	More fixes in ternary op sign handling	2013-07-12 13:13:04 +02:00
Clifford Wolf	ded769c98c	Fixed sign handling in ternary operator	2013-07-12 01:15:37 +02:00
Clifford Wolf	b380c8c790	Another vloghammer related bugfix	2013-07-11 19:24:59 +02:00
Clifford Wolf	ed62fcdbe2	Fixed sign propagation in bit-wise operators	2013-07-09 23:53:55 +02:00
Clifford Wolf	5dab327b30	More fixes in ast expression sign/width handling	2013-07-09 23:41:43 +02:00
Clifford Wolf	00a6c1d9a5	Major redesign of expr width/sign detecion (verilog/ast frontend)	2013-07-09 14:31:57 +02:00
Clifford Wolf	e8da3ea7b6	Fixed another bug found using vloghammer	2013-07-07 16:49:30 +02:00
Clifford Wolf	eff68560a2	Fixed AST_CONSTANT node generation	2013-07-07 15:40:26 +02:00
Clifford Wolf	56432a920f	Added defparam support to Verilog/AST frontend	2013-07-04 14:12:33 +02:00
Clifford Wolf	0c6ffc4c65	More fixes for bugs found using xsthammer	2013-06-13 11:18:45 +02:00
Clifford Wolf	a5c30183b5	Sign-extension related fixes in SatGen and AST frontend	2013-06-10 17:10:06 +02:00
Clifford Wolf	59dd02baa2	Fixes and improvements in AST const folding	2013-06-10 13:56:03 +02:00
Clifford Wolf	db98a18edb	Enabled AST/Verilog front-end optimizations per default	2013-06-10 13:19:04 +02:00
Clifford Wolf	ed0e2f7a6f	Added log_assert() api	2013-05-24 14:38:36 +02:00
Clifford Wolf	c5ee2b306a	Merge branch 'bugfix'	2013-05-16 16:44:45 +02:00
Clifford Wolf	6cc8e848b6	Fixed synthesis of functions in latched blocks	2013-05-16 16:44:06 +02:00
Clifford Wolf	8f2d90de4f	Fixed handling of positional module parameters	2013-04-26 14:40:25 +02:00
Clifford Wolf	453a29c9f6	Only use sha1 checksums for names of parametric modules when the verbose form is to long	2013-04-26 13:13:58 +02:00
Clifford Wolf	e0c408cb4a	Fixed a bug in AST frontend for cases with non-blocking assigned variables as case values	2013-04-13 21:19:10 +02:00
Clifford Wolf	f1a2fd966f	Now only use value from "initial" when no matching "always" block is found	2013-03-31 11:51:12 +02:00
Clifford Wolf	161565be10	Added AST_INITIAL (before verilog "initial" was mapped to AST_ALWAYS)	2013-03-31 11:19:11 +02:00
Clifford Wolf	7bfc7b61a8	Implemented proper handling of stub placeholder modules	2013-03-28 09:20:10 +01:00
Clifford Wolf	7a99349de4	Improvements and bugfixes for generate blocks with local signals	2013-03-26 11:31:34 +01:00