Martin Povišer
640d6a5127
Merge pull request #4359 from georgerennie/aiger_parse_bug
...
read_aiger: Fix incorrect read of binary Aiger without outputs
2024-04-29 15:15:43 +02:00
George Rennie
4e6deb53b6
read_aiger: Fix incorrect read of binary Aiger without outputs
...
* Also makes all ascii parsing finish reading lines and adds a small
test
2024-04-29 14:06:58 +01:00
Akash Levy
45b723d6f3
Merge branch 'YosysHQ:main' into master
2024-04-25 06:24:57 -07:00
N. Engelhardt
34d9a7451e
Merge pull request #4333 from YosysHQ/fix_hierarchy_generate
...
fix hierarchy -generate mode handling of cells
2024-04-25 09:56:24 +02:00
KrystalDelusion
c3ae33da33
Merge pull request #4285 from YosysHQ/typo_fixup
...
Typo fixing
2024-04-25 09:54:48 +12:00
Krystine Sherwin
f2ebc3f7b1
github: Add template for documentation issues
2024-04-25 09:39:23 +12:00
Akash Levy
501b5040fa
Merge branch 'YosysHQ:main' into master
2024-04-24 14:20:30 -07:00
Martin Povišer
cd1fb8b157
Merge pull request #4350 from jix/read_rtlil_performance
...
rtlil: Add packed `extract` implementation for `SigSpec`
2024-04-24 14:07:28 +02:00
Akash Levy
6d2ac299ba
Merge branch 'YosysHQ:main' into master
2024-04-23 18:15:46 -07:00
github-actions[bot]
cf02f86c28
Bump version
2024-04-24 00:16:06 +00:00
Martin Povišer
982a22da5e
Merge pull request #4351 from povik/bump-abc
...
Bump abc
2024-04-23 14:20:54 +02:00
Martin Povišer
67c7062fb8
Bump abc for a fix once more
2024-04-23 13:50:45 +02:00
Martin Povišer
c167d9b76e
Bump abc for one more fix
2024-04-23 11:41:20 +02:00
Martin Povišer
6d6aa4d35e
Bump abc to cherry-pick a WASM build fix
2024-04-22 17:43:41 +02:00
Martin Povišer
4a666d3ba8
Bump abc
2024-04-22 16:39:42 +02:00
Martin Povišer
178eceb32d
rtlil: Replace the packed SigSpec::extract impl
2024-04-22 16:23:51 +02:00
Jannis Harder
0d30a4d479
rtlil: Add packed extract implementation for SigSpec
...
Previously `extract` on a `SigSpec` would always unpack it. Since a
significant amount of `SigSpec`s have one or few chunks, it's worth
having a dedicated implementation.
This is especially true, since the RTLIL frontend calls into this for
every `wire [lhs:rhs]` slice, making this `extract` take up 40% when
profiling `read_rtlil` with one of the largest coarse grained RTLIL
designs I had on hand.
With this change the `read_rtlil` profile looks like I would expect it
to look like, but I noticed that a lot of the other core RTLIL methods
also are a bit too eager with unpacking or implementing
`SigChunk`/`Const` overloads that just convert to a single chunk
`SigSpec` and forward to the implementation for that, when a direct
implementation would avoid temporary std::vector allocations. While not
relevant for `read_rtlil`, to me it looks like there might be a few easy
overall performance gains to be had by addressing this more generally.
2024-04-22 13:26:17 +02:00
Akash Levy
02f38c5df7
Merge branch 'YosysHQ:main' into master
2024-04-21 14:29:49 -07:00
Akash Levy
fa62642b70
Fix BOOST_PYTHON_LIB find
2024-04-19 21:56:11 -07:00
Martin Povišer
171577f909
Merge pull request #4340 from gadfort/abc-lib-merge
...
add support for using ABCs library merging when providing multiple liberty files
2024-04-17 22:01:20 +02:00
akash
06ea0372ae
Updated Makefile
2024-04-17 11:19:15 -07:00
akash
04d30773bf
Need to add back in the removed boost python line
2024-04-17 07:21:45 -07:00
Akash Levy
7b12b2867c
Merge branch 'YosysHQ:main' into master
2024-04-17 05:34:30 -07:00
Akash Levy
d3d4077842
Use Preqorsor name so that generated files have correct header
2024-04-17 05:24:25 -07:00
github-actions[bot]
4897e89547
Bump version
2024-04-17 00:16:15 +00:00
Akash Levy
3945e6ecff
Merge branch 'YosysHQ:main' into master
2024-04-16 10:59:45 -07:00
Miodrag Milanović
52c04f3029
Merge pull request #4341 from YosysHQ/mmicko/ci_update
...
Add new verific testing environment CI
2024-04-16 08:30:03 +02:00
Miodrag Milanovic
c38bbd7824
Add new verific testing environment CI
2024-04-16 07:50:50 +02:00
github-actions[bot]
40e8f5b69d
Bump version
2024-04-16 00:15:48 +00:00
Miodrag Milanović
e78c38b556
Merge pull request #4339 from YosysHQ/mmicko/lib_as_attribute
...
verific: expose library name as module attribute
2024-04-15 20:25:49 +02:00
Jannis Harder
1527cc84c4
Merge pull request #4338 from jix/fix-formalff-setundef-srst
...
formalff -setundef: Fix handling for has_srst FFs
2024-04-15 18:34:07 +02:00
Miodrag Milanovic
af94123730
verific: expose library name as module attribute
2024-04-15 17:01:07 +02:00
Jannis Harder
2bd889a59a
formalff -setundef: Fix handling for has_srst FFs
...
The `has_srst`` case was checking `sig_ce` instead of `sig_srst` due to
a copy and paste error.
This would crash when `has_ce` was false and could incorrectly determine
that an initial value is unused when `has_ce` and `has_srst` are both
set.
2024-04-15 11:53:30 +02:00
Miodrag Milanović
7bb2746208
Merge pull request #4334 from YosysHQ/docs_tidy
...
Strip compilation date from doc outputs
2024-04-15 08:27:41 +02:00
Akash Levy
ee4605526c
Smallfix
2024-04-14 21:12:29 -07:00
Akash Levy
c841fb15b6
Updates for mac
2024-04-14 21:10:14 -07:00
Akash Levy
e398f8f4ad
Merge remote-tracking branch 'upstream/main'
2024-04-14 18:59:42 -07:00
Akash Levy
6a3bb58d5d
Updates from yosys
2024-04-14 18:53:44 -07:00
Krystine Sherwin
73d021562f
Docs: Rename source/temp to source/generated
2024-04-15 10:13:22 +12:00
Krystine Sherwin
953f5bbe6c
Docs: Remove end-before tag for yosys-abc
2024-04-15 09:50:46 +12:00
Martin Povišer
b827b9862f
Merge pull request #4265 from povik/iattr_help
...
memory_map: Explain `-iattr` better
2024-04-13 18:13:58 +02:00
Martin Povišer
4a8cdfabbb
Merge pull request #4169 from povik/clean-opt_clean-step2
...
opt_clean: Remove dead assertion
2024-04-13 18:12:40 +02:00
github-actions[bot]
ed46453cfc
Bump version
2024-04-13 00:14:07 +00:00
Krystine Sherwin
b3024289c6
Docs: Force read_verilog to avoid verific header
2024-04-13 11:33:04 +12:00
Krystine Sherwin
1d7b7ddfd7
Docs: Skip footer in logs
2024-04-13 11:29:11 +12:00
Krystine Sherwin
d4b6042e43
Makefile: Separate docs/usage stderr and stdout
2024-04-13 11:20:36 +12:00
Peter Gadfort
a48825a604
add support for using ABCs library merging when providing multiple liberty files
2024-04-12 13:57:29 -04:00
N. Engelhardt
e8ec19c273
add command that should not have any effect to hierarchy -generate test (this documents the current behavior, not sure if it is desired functionality)
2024-04-12 13:51:06 +02:00
N. Engelhardt
b87327d1b9
fix hierarchy -generate mode handling of cells
2024-04-12 13:38:33 +02:00
Miodrag Milanović
1c09862ad9
Merge pull request #4329 from YosysHQ/mmicko/codeowners_change
...
Add workflows and CODEOWNERS and fixed gitignore
2024-04-12 10:46:37 +02:00
