mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-01-19 08:43:20 +00:00
Code Activity
16422 commits 122 branches 63 tags 48 MiB
Commit graph

1 commit

Author SHA1 Message Date
Udi Finkelstein
80d9d15f1c reg_wire_error test needs the -sv flag so it is run via a script so it had to be moved out of the tests/simple dir that only runs Verilog files 2018-06-05 18:00:06 +03:00