mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity
12763 commits 124 branches 59 tags 44 MiB
Commit graph

11 commits

Author SHA1 Message Date
Martin Povišer
49cee23128 quicklogic: Add RAM_INIT to specialized BRAM models 2023-11-30 10:41:55 +01:00
Martin Povišer
a47c2aaa97 fixup! quicklogic: Add missing RAM_INIT param on TDP36K sim model 2023-11-30 10:18:48 +01:00
Martin Povišer
6066115d5b quicklogic: Add missing RAM_INIT param on TDP36K sim model 2023-11-29 11:04:34 +01:00
Martin Povišer
04d2f55bec fixup! add qlf_k6n10f architecture + bram inference 2023-11-27 18:28:10 +01:00
Martin Povišer
53bda484f8 quicklogic: Set initial values on inferred TDP36K 2023-11-27 17:43:21 +01:00
Martin Povišer
3e004f7b13 quicklogic: Drop blackbox off adder_carry 2023-11-27 14:21:59 +01:00
Martin Povišer
6d7dafe5e5 ql_k6n10f: Remove support for parameter-configured DSP variety 2023-11-27 12:05:55 +01:00
N. Engelhardt
a19ac1bbe1 merge brams_final_map.v into brams_map.v 2023-11-27 12:05:55 +01:00
N. Engelhardt
9ce53ea3e2 add dsp inference 2023-11-27 12:05:53 +01:00
N. Engelhardt
7c0dbc8822 change ql-bram-types pass to use mode parameter; clean up primitive libraries 2023-11-27 12:05:52 +01:00
N. Engelhardt
688455ef69 add qlf_k6n10f architecture + bram inference 
(Copied from QuickLogic Yosys plugin repo)
 2023-11-27 12:05:45 +01:00