mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-11 09:44:44 +00:00
Code Activity

fixup! quicklogic: Add missing RAM_INIT param on TDP36K sim model

Browse source
This commit is contained in:
Martin Povišer 2023-11-30 10:18:48 +01:00
parent e70122b74e
commit a47c2aaa97
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/quicklogic/qlf_k6n10f/brams_sim.v
View file

@ -471,7 +471,7 @@ module TDP36K (
.SYNC_FIFO_i(SYNC_FIFO1_i),
.POWERDN_i(POWERDN1_i),
.SLEEP_i(SLEEP1_i),
.PROTECT_i(PROTECT1_i)
.PROTECT_i(PROTECT1_i),
.INIT_i(split_init(0))
)u1(
.RMODE_A_i(ram_rmode_a1),