3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-25 15:09:34 +00:00
Commit graph

5 commits

Author SHA1 Message Date
Emil J
07afb0660e
Merge 3dd3079095 into 8ea51e1479 2025-11-21 16:03:12 +13:00
Emil J. Tywoniak
ae281720cf tests: remove unstable FPGA synthesis result checks 2025-11-12 11:52:04 +01:00
Emil J. Tywoniak
8371adf6b5 Just don't sort 2025-10-13 17:38:33 +02:00
Miodrag Milanovic
f9749c202c Fix new tests 2019-12-28 16:43:19 +01:00
Eddie Hung
2e21aa59a2 Add DSP cascade tests 2019-12-23 14:58:06 -08:00