mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-15 04:00:21 +00:00
Code Activity
15972 commits 125 branches 59 tags 65 MiB
Commit graph

10 commits

Author SHA1 Message Date
Lofty
29140d5fd2 analogdevices: use single tech param 2025-10-12 11:34:39 +01:00
Lofty
acb06021a8 analogdevices: expreso does not care about clock buffers 2025-10-12 11:22:46 +01:00
Lofty
31605cb006 analogdevices: prepare for t40lp timings 2025-10-12 11:17:50 +01:00
Krystine Sherwin
e7cc402b92
analogdevices: Adding RBRAM2 and -tech 2025-10-11 12:06:35 +13:00
Krystine Sherwin
804360442d analogdevices: (some) Native BRAM 
Specifically, the SDP configurations for RBRAM (ignoring 2048x09 because it makes the memlib format unhappy).
Drop the unused defines from the synth pass.
Remove comments from the lutram files referencing xilinx.
 2025-10-09 04:51:31 +01:00
Lofty
b1bc39bca4 analogdevices: LUTRAM config 2025-10-09 04:38:49 +01:00
Lofty
763c69b554 analogdevices: update timing model 2025-10-06 23:56:44 +01:00
Lofty
3f128474cb test suite 2025-10-06 23:56:44 +01:00
Lofty
276ca4eeda synth_analogdevices: remove scopeinfo cells 2025-10-06 23:56:43 +01:00
Lofty
091a417b35 Create synth_analogdevices 2025-10-06 23:56:43 +01:00