mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-03 05:47:02 +00:00
Code Activity
11510 commits 103 branches 53 tags 51 MiB
Commit graph

2 commits

Author SHA1 Message Date
Miodrag Milanovic
36482680d5 Removed dbits 8 since 9 will always be picked 2022-01-19 08:51:25 +01:00
Icenowy Zheng
c2b7ad3b28 anlogic: support BRAM mapping 
Anlogic FPGAs all have two kinds of BRAMs, one is 9bit*1K when being
true dual port (or 18bit*512 when simple dual port), the other is
16bit*2K.

Supports mapping of these two kinds of BRAMs. 9Kbit BRAM in SDP mode and
32Kbit BRAM with 8bit width are not support yet.

Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
 2021-12-17 20:28:22 +08:00