mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-20 23:56:38 +00:00
Code Activity
12782 commits 99 branches 53 tags 43 MiB
Commit graph

22 commits

Author SHA1 Message Date
N. Engelhardt 64609afe2c add example memory test 2023-11-30 19:35:43 +01:00
Martin Povišer 49cee23128 quicklogic: Add RAM_INIT to specialized BRAM models 2023-11-30 10:41:55 +01:00
Martin Povišer a47c2aaa97 fixup! quicklogic: Add missing RAM_INIT param on TDP36K sim model 2023-11-30 10:18:48 +01:00
Martin Povišer 6066115d5b quicklogic: Add missing RAM_INIT param on TDP36K sim model 2023-11-29 11:04:34 +01:00
Martin Povišer 04d2f55bec fixup! add qlf_k6n10f architecture + bram inference 2023-11-27 18:28:10 +01:00
Martin Povišer 53bda484f8 quicklogic: Set initial values on inferred TDP36K 2023-11-27 17:43:21 +01:00
Martin Povišer 03b45c883a ql_dsp_io_regs: Fix ID strings, constant detection 2023-11-27 17:27:46 +01:00
Martin Povišer 9d04201e86 synth_quicklogic: Fix missing FF mapping 2023-11-27 14:22:28 +01:00
Martin Povišer 3e004f7b13 quicklogic: Drop blackbox off adder_carry 2023-11-27 14:21:59 +01:00
Martin Povišer 90f427c7a8 synth_quiclogic: Fix conditioning of bram passes 2023-11-27 12:05:55 +01:00
Martin Povišer f84ab98055 ql_dsp_macc: Tune DSP inference code 2023-11-27 12:05:55 +01:00
Martin Povišer 306e688406 ql_dsp_*: Clean up 
Clean up the code up to Yosys standards. Drop detection of
QL_DSP2_MULTADD in io_regs since those cells can't be inferred with
the current flow anyway.
 2023-11-27 12:05:55 +01:00
Martin Povišer 6d7dafe5e5 ql_k6n10f: Remove support for parameter-configured DSP variety 2023-11-27 12:05:55 +01:00
N. Engelhardt a19ac1bbe1 merge brams_final_map.v into brams_map.v 2023-11-27 12:05:55 +01:00
N. Engelhardt 9ce53ea3e2 add dsp inference 2023-11-27 12:05:53 +01:00
N. Engelhardt 7c0dbc8822 change ql-bram-types pass to use mode parameter; clean up primitive libraries 2023-11-27 12:05:52 +01:00
N. Engelhardt 688455ef69 add qlf_k6n10f architecture + bram inference 
(Copied from QuickLogic Yosys plugin repo)
 2023-11-27 12:05:45 +01:00
N. Engelhardt e230a871be synth_quicklogic: rearrange files to prepare for adding more architectures 2023-11-27 08:37:33 +01:00
KrystalDelusion 9465b2af95 Fitting help messages to 80 character width 
Uses the regex below to search (using vscode):
	^\t\tlog\("(.{10,}(?<!\\n)|.{81,}\\n)"\);

Finds any log messages double indented (which help messages are)
and checks if *either* there are is no newline character at the end,
*or* the number of characters before the newline is more than 80.
 2022-08-24 10:40:57 +12:00
Xing GUO 0520e99968 Fix the help message of synth_quicklogic. 2022-01-31 02:23:59 +08:00
Lofty dce037a62c quicklogic: ABC9 synthesis 2021-04-17 20:54:58 +02:00
Lofty f4298b057a quicklogic: PolarPro 3 support 
Co-authored-by: Grzegorz Latosiński <glatosinski@antmicro.com>
Co-authored-by: Maciej Kurc <mkurc@antmicro.com>
Co-authored-by: Tarachand Pagarani <tpagarani@quicklogic.com>
Co-authored-by: Lalit Sharma <lsharma@quicklogic.com>
Co-authored-by: kkumar23 <kkumar@quicklogic.com>
 2021-03-18 13:28:16 +01:00