3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-14 19:24:45 +00:00
Commit graph

4 commits

Author SHA1 Message Date
Emil J. Tywoniak
ff2a8af545 quicklogic: workaround for #5069 2025-04-28 16:01:12 +02:00
Martin Povišer
4903f99f85 quicklogic: Add missing RAM_INIT param on TDP36K sim model 2023-12-04 15:52:03 +01:00
N. Engelhardt
6682693888 change ql-bram-types pass to use mode parameter; clean up primitive libraries 2023-12-04 15:52:02 +01:00
N. Engelhardt
48c1fdc33d add qlf_k6n10f architecture + bram inference
(Copied from QuickLogic Yosys plugin repo)
2023-12-04 15:52:02 +01:00