This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-07-12 15:36:40 +00:00
Code
Activity
15233
commits
120
branches
56
tags
56
MiB
emil/codeowners-verilog-ast
Commit graph
1 commit
Author
SHA1
Message
Date
Zachary Snow
15f35d6754
sv: support remaining assignment operators
...
- Add support for: *=, /=, %=, <<=, >>=, <<<=, >>>= - Unify existing support for: +=, -=, &=, |=, ^=
2021-05-25 16:15:57 -04:00