mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-20 23:56:38 +00:00
Code Activity
9484 commits 99 branches 53 tags 43 MiB
Commit graph

4 commits

Author SHA1 Message Date
Eddie Hung 5a33f089bf Cleanup 2020-05-05 07:51:22 -07:00
Eddie Hung e6642d2928 sta: assume input-less modules to be constant drivers and don't warn ... 
if no timing arcs. Also handle undefined modules with a warning
 2020-05-05 07:51:22 -07:00
Eddie Hung 9cf172b7a9 sta: better handling when no timing paths and unused bits 2020-05-05 07:51:22 -07:00
Eddie Hung cf6b60f79c sta: more graceful when maxbit is not an endpoint, will still print path 2020-05-05 07:51:22 -07:00