mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-08 23:23:25 +00:00
Code Activity

Merge pull request #5109 from YosysHQ/emil/aiger-map-fix-outputs

Browse source 
aiger: fix -map and -vmap
This commit is contained in:
Emil J 2025-06-02 15:07:19 +02:00 • committed by GitHub
commit c21cd300a0
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
2 changed files with 11 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
backends/aiger/aiger.cc
View file

@ -713,7 +713,7 @@ struct AigerWriter
} }
if (wire->port_output) { if (wire->port_output) {
int o = ordered_outputs.at(sig[i]); int o = ordered_outputs.at(SigSpec(wire, i));
output_lines[o] += stringf("output %d %d %s\n", o, index, log_id(wire)); output_lines[o] += stringf("output %d %d %s\n", o, index, log_id(wire));
} }

10
tests/aiger/io.ys Normal file
View file

@ -0,0 +1,10 @@
read_verilog <<EOF
module bad(
input in,
output reg [1:0] out
);
assign out = {in, 1'b0};
endmodule
EOF
proc
write_aiger -vmap /dev/null /dev/null