mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-12 02:04:44 +00:00
Code Activity

aiger: add regression test for sliced output segfault

Browse source
This commit is contained in:
Emil Jiří Tywoniak 2025-05-09 16:01:47 +02:00
parent 2522bcd492
commit cbf069849e
1 changed files with 10 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

10
tests/aiger/io.ys Normal file
View file

@ -0,0 +1,10 @@
read_verilog <<EOF
module bad(
input in,
output reg [1:0] out
);
assign out = {in, 1'b0};
endmodule
EOF
proc
write_aiger -vmap /dev/null /dev/null