mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-02 21:46:07 +00:00
End of file fix
This commit is contained in:
parent
3ac58b3ac1
commit
48a3dcc02a
304 changed files with 64 additions and 321 deletions
|
|
@ -1,4 +1,3 @@
|
|||
module a;
|
||||
integer [31:0]w;
|
||||
endmodule
|
||||
|
||||
|
|
|
|||
|
|
@ -4,4 +4,3 @@ task to (
|
|||
);
|
||||
endtask
|
||||
endmodule
|
||||
|
||||
|
|
|
|||
|
|
@ -4,4 +4,3 @@ task to (
|
|||
);
|
||||
endtask
|
||||
endmodule
|
||||
|
||||
|
|
|
|||
|
|
@ -1,4 +1,3 @@
|
|||
module a;
|
||||
wire [3]x;
|
||||
endmodule
|
||||
|
||||
|
|
|
|||
|
|
@ -1,4 +1,3 @@
|
|||
module a;
|
||||
input x[2:0];
|
||||
endmodule
|
||||
|
||||
|
|
|
|||
|
|
@ -3,4 +3,3 @@ initial
|
|||
begin : label1
|
||||
end: label2
|
||||
endmodule
|
||||
|
||||
|
|
|
|||
|
|
@ -3,4 +3,3 @@ wire [5:0]x;
|
|||
wire [3:0]y;
|
||||
assign y = (4)55;
|
||||
endmodule
|
||||
|
||||
|
|
|
|||
|
|
@ -3,4 +3,3 @@ wire [5:0]x;
|
|||
wire [3:0]y;
|
||||
assign y = x 55;
|
||||
endmodule
|
||||
|
||||
|
|
|
|||
|
|
@ -1,3 +1,2 @@
|
|||
module a(input wire x = 1'b0);
|
||||
endmodule
|
||||
|
||||
|
|
|
|||
|
|
@ -1,4 +1,3 @@
|
|||
module a #(p = 0)
|
||||
();
|
||||
endmodule
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue