mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-26 10:38:47 +00:00
6 lines
64 B
Verilog
6 lines
64 B
Verilog
module a;
|
|
task to (
|
|
input integer [3:0]x
|
|
);
|
|
endtask
|
|
endmodule
|