mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-26 10:38:47 +00:00
5 lines
55 B
Verilog
5 lines
55 B
Verilog
module a;
|
|
initial
|
|
begin : label1
|
|
end: label2
|
|
endmodule
|