3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-04 05:49:57 +00:00
Find a file
2024-10-17 11:15:01 +02:00
.github enable extensions 2024-10-16 17:14:42 +02:00
docs Merge pull request #276 from YosysHQ/krys/test-furo-ys 2024-09-27 14:21:07 +02:00
extern Fixed names and links 2021-10-31 14:42:39 +01:00
sbysrc fix lookup of mangled path names 2024-10-16 13:56:36 +02:00
tests add non-verific name mangling regression test 2024-10-16 15:05:02 +02:00
tools Add aigcxemin and cexenum.py tools 2023-11-16 13:46:25 +01:00
.gitattributes Add --version option based on git describe 2024-07-08 18:39:23 +02:00
.gitignore Add aiger engine 2017-02-19 23:53:01 +01:00
.gittag Add --version option based on git describe 2024-07-08 18:39:23 +02:00
.readthedocs.yaml Update .readthedocs.yaml 2023-05-08 11:33:14 +02:00
COPYING Fixed names and links 2021-10-31 14:42:39 +01:00
Makefile Add --version option based on git describe 2024-07-08 18:39:23 +02:00
README.md mention tabby+oss cad suite in readme 2022-01-04 16:32:59 +01:00

SymbiYosys (sby) is a front-end driver program for Yosys-based formal hardware verification flows. See https://yosyshq.readthedocs.io/projects/sby/ for documentation on how to use SymbiYosys.

SymbiYosys (sby) itself is licensed under the ISC license, note that the solvers and other components used by SymbiYosys come with their own license terms. There is some more details in the "Selecting the right engine" section of the documentation.


SymbiYosys (sby) is part of the Tabby CAD Suite and the OSS CAD Suite! The easiest way to use sby is to install the binary software suite, which contains all required dependencies, including all supported solvers.

Make sure to get a Tabby CAD Suite Evaluation License for extensive SystemVerilog Assertion (SVA) support, as well as industry-grade SystemVerilog and VHDL parsers!

For more information about the difference between Tabby CAD Suite and the OSS CAD Suite, please visit https://www.yosyshq.com/tabby-cad-datasheet.