3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-12 00:23:35 +00:00
Commit graph

4 commits

Author SHA1 Message Date
Alexandre Dumont aka Adlx d29f7b9837
Tipo missing * in Global Clock example 2020-06-29 00:42:06 +02:00
ZipCPU 2462855e0f Updated Verilog documentation 2019-05-21 20:55:46 -04:00
Clifford Wolf 93e7e1d1e2 Improve documentation of scripts and Verific bindings
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-06-23 18:25:52 +02:00
Clifford Wolf 9e35d16e95 Add more documentation
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-03-06 01:12:03 +01:00