mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-26 23:15:50 +00:00
Code Activity

Tipo missing * in Global Clock example

Browse source
This commit is contained in:
Alexandre Dumont aka Adlx 2020-06-29 00:42:06 +02:00 • committed by GitHub
parent 13fef4a710
commit d29f7b9837
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/source/verilog.rst
View file

@ -211,7 +211,7 @@ To use ``(* gclk *)``, define a register with that attribute, as in:
.. code-block:: systemverilog
(* gclk ) reg formal_timestep;
(* gclk *) reg formal_timestep;
You can then reference this ``formal_timestep`` in the clocking section
of an always block, as in,