mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-08-25 14:16:07 +00:00
Code Activity

Add fib example using tasks

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2018-03-06 00:03:54 +01:00
parent d736fb14f9
commit 951211856d
2 changed files with 91 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

28
docs/examples/demos/fib.sby Normal file
View file

@ -0,0 +1,28 @@
[tasks]
cover
prove
live
[options]
cover: mode cover
prove: mode prove
live: mode live
[engines]
cover:
smtbmc z3
prove:
abc pdr
live:
aiger suprove
--
[script]
read_verilog -formal fib.v
prep -top fib
[files]
fib.v