Logo
Explore Help
Register Sign in
libre-chip/grant-tracking
3
0
Fork
You've already forked grant-tracking
1
Code Issues 14 Pull requests Projects 1 Activity Actions
Labels Milestones
New issue
0 Open 7 Closed 7 All
Label
Use alt + click/enter to exclude labels
All labels No label
Milestone
All milestones No milestones
Project
All projects No project
Open projects
NLnet 2024-12-324 Libre-Chip's First CPU Architecture And Formal Proof of No Spectre bugs
Author
All authors
Assignee
All assignees No assignee
HaeckseAlex cesar postmaster programmerjake
Sort
Relevance Newest Oldest Recently updated Least recently updated Most commented Least commented Nearest due date Farthest due date
0 Open 7 Closed 7 All
Label
Clear labels
Milestone
No milestone
Projects
Clear projects
Open projects
NLnet 2024-12-324 Libre-Chip's First CPU Architecture And Formal Proof of No Spectre bugs
Assignee
Clear assignees
No assignee
HaeckseAlex
cesar
postmaster
programmerjake
NLnet 2024-12-324 Create a model of the instruction fetch/decode control system, using procedural implementations of the most complex HDL modules where appropriate.
#13 by programmerjake was closed 2025-12-17 07:55:08 +00:00 NLnet 2024-12-324 Libre-Chip's First CPU Architecture And Formal Proof of No Spectre bugs
NLnet 2024-12-324 Create the PowerISA decoder
1
#12 by programmerjake was closed 2026-01-29 02:23:38 +00:00 NLnet 2024-12-324 Libre-Chip's First CPU Architecture And Formal Proof of No Spectre bugs
NLnet 2024-12-324 Create the fetch and i-cache logic.
1
#11 by programmerjake was closed 2026-02-22 21:32:50 +00:00 NLnet 2024-12-324 Libre-Chip's First CPU Architecture And Formal Proof of No Spectre bugs
NLnet 2024-12-324 Create the next-instruction logic
#10 by programmerjake was closed 2025-12-17 07:55:08 +00:00 NLnet 2024-12-324 Libre-Chip's First CPU Architecture And Formal Proof of No Spectre bugs
NLnet 2024-12-324 Add to the simulator in Fayalite the ability to transfer non-HDL data (e.g. HashMap) through the digital signalling mechanism, this allows using those data types when writing procedural models.
3
#7 by programmerjake was closed 2025-09-09 05:35:24 +00:00 NLnet 2024-12-324 Libre-Chip's First CPU Architecture And Formal Proof of No Spectre bugs
NLnet 2024-12-324 Add support for the Arty A7 100T since that's what we're using for CI.
#6 by programmerjake was closed 2025-10-22 05:36:13 +00:00 NLnet 2024-12-324 Libre-Chip's First CPU Architecture And Formal Proof of No Spectre bugs
NLnet 2024-12-324 Write support for board interface descriptions and the code for running the FPGA toolchain (similar to the existing code for running SymbiYosys -- the current formal verification toolchain).
1
#4 by programmerjake was closed 2025-10-22 05:36:13 +00:00 NLnet 2024-12-324 Libre-Chip's First CPU Architecture And Formal Proof of No Spectre bugs
Powered by Forgejo Version: 11.0.10 Page: 72ms Template: 7ms
English
Bahasa Indonesia Dansk Deutsch English Español Esperanto Filipino Français Italiano Latviešu Magyar nyelv Nederlands Plattdüütsch Polski Português de Portugal Português do Brasil Slovenščina Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API