change vcd output to have module contents under instance's name, more closely matching how it works in verilog #68

Merged
programmerjake merged 1 commit from programmerjake/fayalite:make_vcd_modules_use_instance_names into master 2026-03-27 02:19:16 +00:00
No description provided.
programmerjake added 1 commit 2026-03-27 02:14:54 +00:00
change vcd output to have module contents under instance's name, more closely matching how it works in verilog
All checks were successful
/ test (pull_request) Successful in 4m18s
/ test (push) Successful in 4m54s
80b92c7dd3
programmerjake scheduled this pull request to auto merge when all checks succeed 2026-03-27 02:15:01 +00:00
programmerjake merged commit 80b92c7dd3 into master 2026-03-27 02:19:16 +00:00
programmerjake deleted branch make_vcd_modules_use_instance_names 2026-03-27 02:19:16 +00:00
Sign in to join this conversation.
No reviewers
No labels
No milestone
No project
No assignees
1 participant
Notifications
Due date
The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Dependencies

No dependencies set.

Reference: libre-chip/fayalite#68
No description provided.