libre-chip/fayalite
3
0
Fork 2
Code Issues 1 Pull requests Projects Releases Packages Wiki Activity Actions

simplify SimValue Debug format, making complex structures much easier to read
All checks were successful
/ test (pull_request) Successful in 3m55s
Details
/ test (push) Successful in 4m30s
Details

Browse source
This commit is contained in:
Jacob Lifshay 2025-12-14 20:41:16 -08:00
parent fbe4585578
commit c97b44d9d6
Signed by: programmerjake
SSH key fingerprint: SHA256:HnFTLGpSm4Q4Fj502oCFisjZSoakwEuTsJJMSke63RQ
11 changed files with 97 additions and 197 deletions
Download patch file Download diff file Expand all files Collapse all files

6
crates/fayalite/src/sim/value.rs
View file

@ -358,11 +358,7 @@ impl<T: Type> DerefMut for SimValue<T> {
impl<T: Type> fmt::Debug for SimValue<T> {
fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
let inner = self.inner.share();
f.debug_struct("SimValue")
.field("ty", &inner.ty)
.field("value", &inner.value)
.finish()
T::SimValue::fmt(&**self, f)
}
}

10
crates/fayalite/tests/sim/expected/extern_module2.txt
View file

@ -354,14 +354,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x1_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -404,13 +401,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: Clock,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x1_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 59,

30
crates/fayalite/tests/sim/expected/ripple_counter.txt
View file

@ -1505,14 +1505,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -1555,14 +1552,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -1605,14 +1599,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -1655,13 +1646,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: Clock,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 170,
@ -1704,13 +1692,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: Clock,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 167,
@ -1753,13 +1738,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: Clock,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 152,

10
crates/fayalite/tests/sim/expected/sim_fork_join.txt
View file

@ -456,14 +456,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -506,13 +503,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: Clock,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 198,

10
crates/fayalite/tests/sim/expected/sim_fork_join_scope.txt
View file

@ -456,14 +456,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -506,13 +503,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: Clock,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 198,

20
crates/fayalite/tests/sim/expected/sim_only_connects.txt
View file

@ -1583,14 +1583,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 6, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x1_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -1633,14 +1630,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 13, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x1_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -1683,13 +1677,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: Clock,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x1_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 30,
@ -1732,13 +1723,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: Clock,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x1_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 31,

10
crates/fayalite/tests/sim/expected/sim_read_past.txt
View file

@ -9655,14 +9655,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -9705,13 +9702,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: Clock,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 198,

20
crates/fayalite/tests/sim/expected/sim_resettable_counter_async.txt
View file

@ -384,14 +384,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: AsyncReset,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -434,14 +431,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -484,13 +478,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: AsyncReset,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 16,
@ -533,13 +524,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: Clock,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 23,

20
crates/fayalite/tests/sim/expected/sim_resettable_counter_async_immediate_reset.txt
View file

@ -384,14 +384,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: AsyncReset,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -434,14 +431,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -484,13 +478,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: AsyncReset,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 13,
@ -533,13 +524,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: Clock,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 20,

15
crates/fayalite/tests/sim/expected/sim_resettable_counter_sync.txt
View file

@ -384,14 +384,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -434,14 +431,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -484,13 +478,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: Clock,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 42,

15
crates/fayalite/tests/sim/expected/sim_resettable_counter_sync_immediate_reset.txt
View file

@ -384,14 +384,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -434,14 +431,11 @@ Simulation {
sim_only_slots: StatePartIndexRange<SimOnlySlots> { start: 0, len: 0 },
},
write: None,
}: SimValue {
ty: Clock,
value: OpaqueSimValue {
}: OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
},
changed: Cell {
value: false,
},
@ -484,13 +478,10 @@ Simulation {
},
write: None,
}: (
SimValue {
ty: Clock,
value: OpaqueSimValue {
OpaqueSimValue {
bits: 0x0_u1,
sim_only_values: [],
},
},
{
SensitivitySet {
id: 43,