libre-chip/fayalite
2
0
Fork 2
Code Issues 1 Pull requests Actions Packages Projects Releases Wiki Activity

sim/interpreter: fix StatePartLayout name in debug output

Browse source
This commit is contained in:
Jacob Lifshay 2024-12-12 15:06:17 -08:00
parent 393f78a14d
commit 562c479b62
Signed by: programmerjake
SSH key fingerprint: SHA256:HnFTLGpSm4Q4Fj502oCFisjZSoakwEuTsJJMSke63RQ
8 changed files with 104 additions and 104 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
crates/fayalite/src/sim/interpreter.rs
View file

@ -1711,7 +1711,7 @@ impl<K: StatePartKind, BK: InsnsBuildingKind> fmt::Debug for StatePartLayout<K,
layout_data, layout_data,
_phantom: _, _phantom: _,
} = self; } = self;
write!(f, "StatePartAllocationLayout<{}>", K::NAME)?; write!(f, "StatePartLayout<{}>", K::NAME)?;
let mut debug_struct = f.debug_struct(""); let mut debug_struct = f.debug_struct("");
debug_struct debug_struct
.field("len", &debug_data.len()) .field("len", &debug_data.len())

10
crates/fayalite/tests/sim/expected/connect_const.txt
View file

@ -3,12 +3,12 @@ Simulation {
insns: Insns { insns: Insns {
state_layout: StateLayout { state_layout: StateLayout {
ty: TypeLayout { ty: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 2, len: 2,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -23,7 +23,7 @@ Simulation {
.. ..
}, },
}, },
memories: StatePartAllocationLayout<Memories> { memories: StatePartLayout<Memories> {
len: 0, len: 0,
debug_data: [], debug_data: [],
layout_data: [], layout_data: [],
@ -80,12 +80,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: UInt<8>, ty: UInt<8>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {

14
crates/fayalite/tests/sim/expected/connect_const_reset.txt
View file

@ -3,12 +3,12 @@ Simulation {
insns: Insns { insns: Insns {
state_layout: StateLayout { state_layout: StateLayout {
ty: TypeLayout { ty: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 5, len: 5,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -35,7 +35,7 @@ Simulation {
.. ..
}, },
}, },
memories: StatePartAllocationLayout<Memories> { memories: StatePartLayout<Memories> {
len: 0, len: 0,
debug_data: [], debug_data: [],
layout_data: [], layout_data: [],
@ -109,12 +109,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: Bool, ty: Bool,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -143,12 +143,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: AsyncReset, ty: AsyncReset,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {

30
crates/fayalite/tests/sim/expected/counter_async.txt
View file

@ -3,7 +3,7 @@ Simulation {
insns: Insns { insns: Insns {
state_layout: StateLayout { state_layout: StateLayout {
ty: TypeLayout { ty: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 4, len: 4,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -25,7 +25,7 @@ Simulation {
], ],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 10, len: 10,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -72,7 +72,7 @@ Simulation {
.. ..
}, },
}, },
memories: StatePartAllocationLayout<Memories> { memories: StatePartLayout<Memories> {
len: 0, len: 0,
debug_data: [], debug_data: [],
layout_data: [], layout_data: [],
@ -219,12 +219,12 @@ Simulation {
rst: AsyncReset, rst: AsyncReset,
}, },
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 2, len: 2,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -249,12 +249,12 @@ Simulation {
ty: CompiledTypeLayout { ty: CompiledTypeLayout {
ty: Clock, ty: Clock,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -276,12 +276,12 @@ Simulation {
ty: CompiledTypeLayout { ty: CompiledTypeLayout {
ty: AsyncReset, ty: AsyncReset,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -314,12 +314,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: Clock, ty: Clock,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -348,12 +348,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: AsyncReset, ty: AsyncReset,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -382,12 +382,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: UInt<4>, ty: UInt<4>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {

30
crates/fayalite/tests/sim/expected/counter_sync.txt
View file

@ -3,7 +3,7 @@ Simulation {
insns: Insns { insns: Insns {
state_layout: StateLayout { state_layout: StateLayout {
ty: TypeLayout { ty: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 4, len: 4,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -25,7 +25,7 @@ Simulation {
], ],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 9, len: 9,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -68,7 +68,7 @@ Simulation {
.. ..
}, },
}, },
memories: StatePartAllocationLayout<Memories> { memories: StatePartLayout<Memories> {
len: 0, len: 0,
debug_data: [], debug_data: [],
layout_data: [], layout_data: [],
@ -200,12 +200,12 @@ Simulation {
rst: SyncReset, rst: SyncReset,
}, },
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 2, len: 2,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -230,12 +230,12 @@ Simulation {
ty: CompiledTypeLayout { ty: CompiledTypeLayout {
ty: Clock, ty: Clock,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -257,12 +257,12 @@ Simulation {
ty: CompiledTypeLayout { ty: CompiledTypeLayout {
ty: SyncReset, ty: SyncReset,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -295,12 +295,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: Clock, ty: Clock,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -329,12 +329,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: SyncReset, ty: SyncReset,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -363,12 +363,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: UInt<4>, ty: UInt<4>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {

46
crates/fayalite/tests/sim/expected/enums.txt
View file

@ -3,7 +3,7 @@ Simulation {
insns: Insns { insns: Insns {
state_layout: StateLayout { state_layout: StateLayout {
ty: TypeLayout { ty: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 5, len: 5,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -33,7 +33,7 @@ Simulation {
], ],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 82, len: 82,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -388,7 +388,7 @@ Simulation {
.. ..
}, },
}, },
memories: StatePartAllocationLayout<Memories> { memories: StatePartLayout<Memories> {
len: 0, len: 0,
debug_data: [], debug_data: [],
layout_data: [], layout_data: [],
@ -999,12 +999,12 @@ Simulation {
rst: SyncReset, rst: SyncReset,
}, },
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 2, len: 2,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -1029,12 +1029,12 @@ Simulation {
ty: CompiledTypeLayout { ty: CompiledTypeLayout {
ty: Clock, ty: Clock,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -1056,12 +1056,12 @@ Simulation {
ty: CompiledTypeLayout { ty: CompiledTypeLayout {
ty: SyncReset, ty: SyncReset,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -1094,12 +1094,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: Clock, ty: Clock,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -1128,12 +1128,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: SyncReset, ty: SyncReset,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -1162,12 +1162,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: UInt<4>, ty: UInt<4>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -1196,12 +1196,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: UInt<4>, ty: UInt<4>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -1230,12 +1230,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: Bool, ty: Bool,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -1264,12 +1264,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: UInt<2>, ty: UInt<2>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -1298,12 +1298,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: UInt<2>, ty: UInt<2>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {

42
crates/fayalite/tests/sim/expected/mod1.txt
View file

@ -3,12 +3,12 @@ Simulation {
insns: Insns { insns: Insns {
state_layout: StateLayout { state_layout: StateLayout {
ty: TypeLayout { ty: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 17, len: 17,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -83,7 +83,7 @@ Simulation {
.. ..
}, },
}, },
memories: StatePartAllocationLayout<Memories> { memories: StatePartLayout<Memories> {
len: 0, len: 0,
debug_data: [], debug_data: [],
layout_data: [], layout_data: [],
@ -237,12 +237,12 @@ Simulation {
o2: UInt<4>, o2: UInt<4>,
}, },
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 4, len: 4,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -275,12 +275,12 @@ Simulation {
ty: CompiledTypeLayout { ty: CompiledTypeLayout {
ty: UInt<4>, ty: UInt<4>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -302,12 +302,12 @@ Simulation {
ty: CompiledTypeLayout { ty: CompiledTypeLayout {
ty: SInt<2>, ty: SInt<2>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -329,12 +329,12 @@ Simulation {
ty: CompiledTypeLayout { ty: CompiledTypeLayout {
ty: SInt<2>, ty: SInt<2>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -356,12 +356,12 @@ Simulation {
ty: CompiledTypeLayout { ty: CompiledTypeLayout {
ty: UInt<4>, ty: UInt<4>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -394,12 +394,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: UInt<4>, ty: UInt<4>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -428,12 +428,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: SInt<2>, ty: SInt<2>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -462,12 +462,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: SInt<2>, ty: SInt<2>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -496,12 +496,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: UInt<4>, ty: UInt<4>,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {

34
crates/fayalite/tests/sim/expected/shift_register.txt
View file

@ -3,7 +3,7 @@ Simulation {
insns: Insns { insns: Insns {
state_layout: StateLayout { state_layout: StateLayout {
ty: TypeLayout { ty: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 4, len: 4,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -25,7 +25,7 @@ Simulation {
], ],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 13, len: 13,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -84,7 +84,7 @@ Simulation {
.. ..
}, },
}, },
memories: StatePartAllocationLayout<Memories> { memories: StatePartLayout<Memories> {
len: 0, len: 0,
debug_data: [], debug_data: [],
layout_data: [], layout_data: [],
@ -281,12 +281,12 @@ Simulation {
rst: SyncReset, rst: SyncReset,
}, },
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 2, len: 2,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -311,12 +311,12 @@ Simulation {
ty: CompiledTypeLayout { ty: CompiledTypeLayout {
ty: Clock, ty: Clock,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -338,12 +338,12 @@ Simulation {
ty: CompiledTypeLayout { ty: CompiledTypeLayout {
ty: SyncReset, ty: SyncReset,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -376,12 +376,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: Clock, ty: Clock,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -410,12 +410,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: SyncReset, ty: SyncReset,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -444,12 +444,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: Bool, ty: Bool,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {
@ -478,12 +478,12 @@ Simulation {
layout: CompiledTypeLayout { layout: CompiledTypeLayout {
ty: Bool, ty: Bool,
layout: TypeLayout { layout: TypeLayout {
small_slots: StatePartAllocationLayout<SmallSlots> { small_slots: StatePartLayout<SmallSlots> {
len: 0, len: 0,
debug_data: [], debug_data: [],
.. ..
}, },
big_slots: StatePartAllocationLayout<BigSlots> { big_slots: StatePartLayout<BigSlots> {
len: 1, len: 1,
debug_data: [ debug_data: [
SlotDebugData { SlotDebugData {