WIP: add cpu::test::decode_and_run_single_insn and some formal tests of running PowerISA instructions #15

Draft
programmerjake wants to merge 7 commits from programmerjake/cpu:decode-and-test-harness into master

Add a simple HDL module that decodes a single instruction and then runs it one µOp at a time, intended for testing the Units in formal proofs.

Formal tests for instructions so far:

  • add r3, r3, r4 -- the test takes a long time to run, so IDK if it works yet. Conversion to FIRRTL is very slow, so that needs to be fixed first, IDK how fast the actual formal proof using SymbiYosys is since I didn't want to wait long enough to start that.
Add a simple HDL module that decodes a single instruction and then runs it one µOp at a time, intended for testing the Units in formal proofs. Formal tests for instructions so far: * `add r3, r3, r4` -- the test takes a long time to run, so IDK if it works yet. Conversion to FIRRTL is very slow, so that needs to be fixed first, IDK how fast the actual formal proof using SymbiYosys is since I didn't want to wait long enough to start that.
programmerjake added 4 commits 2026-06-01 08:11:18 +00:00
programmerjake added 3 commits 2026-06-02 08:39:21 +00:00
Some checks failed
/ test (pull_request) Failing after 2h58m41s
Required
Details
This pull request is marked as a work in progress.
View command line instructions

Checkout

From your project repository, check out a new branch and test the changes.
git fetch -u decode-and-test-harness:programmerjake-decode-and-test-harness
git checkout programmerjake-decode-and-test-harness
Sign in to join this conversation.
No reviewers
No labels
No milestone
No project
No assignees
1 participant
Notifications
Due date
The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Dependencies

No dependencies set.

Reference: libre-chip/cpu#15
No description provided.