Commit graph

6 commits

Author SHA1 Message Date
6ed04c809e
update fayalite for libre-chip/fayalite#68 change vcd output to have module contents under instance's name
All checks were successful
/ test (pull_request) Successful in 21m53s
/ test (push) Successful in 22m5s
2026-03-26 19:21:52 -07:00
a15367c37e
add address_range to MemoryInterfaceConfig and add support to simple_uart 2026-03-24 23:46:46 -07:00
0d451e4e95
change MemoryInterface types to have their own config 2026-03-24 23:46:46 -07:00
4ffaba8840
add MemoryOperationStart.rw_mask 2026-03-24 23:46:46 -07:00
245b872cf7
update to latest fayalite 2026-03-24 23:46:46 -07:00
e69c92c8da
add fetch::fetch and fetch::l1_i_cache with some testing
All checks were successful
/ test (pull_request) Successful in 22m37s
/ test (push) Successful in 22m39s
2026-02-21 18:32:01 -08:00