This website requires JavaScript.
Explore
Help
Register
Sign in
libre-chip
/
cpu
Watch
3
Star
0
Fork
You've already forked cpu
2
Code
Issues
1
Pull requests
Projects
Releases
Packages
Wiki
Activity
Actions
176
commits
2
branches
0
tags
103
MiB
fb0b07fbb2
Commit graph
6 commits
Author
SHA1
Message
Date
Jacob Lifshay
6ed04c809e
update fayalite for
libre-chip/fayalite#68
change vcd output to have module contents under instance's name
All checks were successful
/ test (pull_request)
Successful in 21m53s
Details
/ test (push)
Successful in 22m5s
Details
2026-03-26 19:21:52 -07:00
Jacob Lifshay
a15367c37e
add address_range to MemoryInterfaceConfig and add support to simple_uart
2026-03-24 23:46:46 -07:00
Jacob Lifshay
0d451e4e95
change MemoryInterface types to have their own config
2026-03-24 23:46:46 -07:00
Jacob Lifshay
4ffaba8840
add MemoryOperationStart.rw_mask
2026-03-24 23:46:46 -07:00
Jacob Lifshay
245b872cf7
update to latest fayalite
2026-03-24 23:46:46 -07:00
Jacob Lifshay
e69c92c8da
add fetch::fetch and fetch::l1_i_cache with some testing
All checks were successful
/ test (pull_request)
Successful in 22m37s
Details
/ test (push)
Successful in 22m39s
Details
2026-02-21 18:32:01 -08:00