110 commits

This branch

This branch

All branches

Author	SHA1	Message	Date
Jacob Lifshay	759c5de5b4	WIP adding fetch::l1_i_cache	2026-02-05 21:07:52 -08:00
Jacob Lifshay	c62d33048c	update fayalite to c632e5d570 to speed up simulation	2026-02-04 16:33:46 -08:00
Jacob Lifshay	596440755c	update fayalite to include 1bc835803b for a major speedup of the decoder tests	2026-02-03 18:17:31 -08:00
Jacob Lifshay	68a4373bbd	update rust version to 1.93.0	2026-02-03 18:17:18 -08:00
Jacob Lifshay	f88346ea37	implement decoding mtspr/mfspr/mftb	2026-01-28 17:35:09 -08:00
Jacob Lifshay	a42b76b468	implement decoding all rotate instructions	2026-01-27 19:18:27 -08:00
Jacob Lifshay	130c1b2892	change CommonMOp to directly contain a generic immediate type	2026-01-27 17:03:14 -08:00
Jacob Lifshay	167bc4b6a6	implement decoding extswsli[.]	2026-01-26 19:18:44 -08:00
Jacob Lifshay	faa8dde774	reduce the number of wires to have one per form/field pair instead of one per insn/field pair	2026-01-26 16:11:03 -08:00
Jacob Lifshay	1db65ae753	implement decoding shifts: s[lr][wd][.] and sra[wd][i][.]	2026-01-26 15:14:26 -08:00
Jacob Lifshay	59874b9b29	add shift/rotate MOp definition	2026-01-25 20:34:38 -08:00
Jacob Lifshay	2ad469e331	simplify getting IMM_WIDTH for LogicalFlagsMOpImm	2026-01-25 20:25:25 -08:00
Jacob Lifshay	0824b63d31	implement decoding 8/16/32/64-bit store instructions -- all of Power ISA v3.1c Book I 3.3.3	2026-01-25 15:06:14 -08:00
Jacob Lifshay	706d54ae0d	implement decoding 8/16/32/64-bit load instructions -- all of Power ISA v3.1C Book I 3.3.2	2026-01-23 16:06:16 -08:00
Jacob Lifshay	d361a2b578	make LogicalFlagsMOp also copy the dest PRegValue.flags into PRegValue.int_fp	2026-01-23 12:13:06 -08:00
Jacob Lifshay	aa07e24c78	make check-copyright.sh also handle other tests/.../expected/... files	2026-01-23 12:13:06 -08:00
Jacob Lifshay	29757a568c	implement decoding mcrf	2026-01-23 11:47:06 -08:00
Jacob Lifshay	33529a2296	implement decoding condition register logical instructions	2026-01-23 11:27:48 -08:00
Jacob Lifshay	5e9d0957f6	reorder the decoder test cases to match the PowerISA v3.1C PDF	2026-01-23 09:46:29 -08:00
Jacob Lifshay	fc8a6cd959	split up tests/simple_power_isa_decoder into separate modules	2026-01-23 09:38:45 -08:00
Jacob Lifshay	87112c681a	move simple_power_isa_decoder integration test into its own folder	2026-01-23 08:46:28 -08:00
Jacob Lifshay	e6f876f9af	fix & clean up MOp definitions and ensure_reg_fields_are_in_the_same_place	2026-01-22 08:28:02 -08:00
Jacob Lifshay	9b8d99e9af	implement decoding mcrxrx	2026-01-22 07:34:53 -08:00
Jacob Lifshay	ffc3d4283c	refactor PRegFlags to use view structs instead of a long list of accessor methods	2026-01-20 19:07:46 -08:00
Jacob Lifshay	0433e4f8f1	mark .vcd files as generated	2026-01-20 16:20:40 -08:00
Jacob Lifshay	a93dca25ac	extract lut out into separate Lut4 type and add test	2026-01-20 16:03:28 -08:00
Jacob Lifshay	85ada6e55a	add tests for and fix decoding branch instructions	2026-01-19 22:38:48 -08:00
Jacob Lifshay	2e05329c36	add branch instructions, no tests yet	2026-01-19 20:09:21 -08:00
Jacob Lifshay	1fc56e02f9	decode exts[bhw][.] and pnop	2026-01-19 15:41:56 -08:00
Jacob Lifshay	aa85ecab01	simplify tests/simple_power_isa_decoder::test_cases somewhat	2026-01-19 14:16:00 -08:00
Jacob Lifshay	62a330ed4d	update reg_alloc.vcd	2026-01-18 23:23:54 -08:00
Jacob Lifshay	c9a3de19b7	add test that UnitMOp has all the register fields aligned across the different variants	2026-01-18 22:50:38 -08:00
Jacob Lifshay	7ebcd5de1e	decode bitwise logic instructions; also nop and mr special cases	2026-01-18 19:12:48 -08:00
Jacob Lifshay	3a35a698e2	decode fixed-point compare instructions	2026-01-18 16:37:00 -08:00
Jacob Lifshay	a4b052f5f3	decode all fixed-point add/sub instructions other than addex	2026-01-18 15:02:15 -08:00
Jacob Lifshay	62512960c3	decode some more add instructions	2026-01-15 16:10:03 -08:00
Jacob Lifshay	b7b6a02777	decodes an addi instruction	2026-01-14 21:41:25 -08:00
Jacob Lifshay	6d40eaadb3	WIP adding simple power isa decoder	2026-01-12 07:10:58 -08:00
Jacob Lifshay	305d7b0ae6	rename src/powerisa.rs -> src/powerisa_instructions_xml.rs	2026-01-12 03:31:06 -08:00
Jacob Lifshay	781dbc6bcb	add copyright header to build.rs	2026-01-09 02:05:08 -08:00
Jacob Lifshay	5faf0899a8	fully parse powerisa-instructions.xml	2026-01-09 02:03:59 -08:00
Jacob Lifshay	8c02483b65	wip parsing the xml	2026-01-08 00:09:20 -08:00
Jacob Lifshay	e4a7d9f59c	add build script that parses the PowerISA v3.1C pdf and produces an xml file	2026-01-07 14:19:46 -08:00
Jacob Lifshay	3b5104c8fa	fix vcd to match test output	2025-12-16 23:25:54 -08:00
Jacob Lifshay	2de4a67360	add link to other NLnet task and note lack of optimization	2025-12-16 23:10:07 -08:00
Jacob Lifshay	d5a7d9dd9e	next_pc works afaict	2025-12-16 23:06:32 -08:00
Jacob Lifshay	59da0aec06	WIP fixing bugs	2025-12-16 02:32:19 -08:00
Jacob Lifshay	5e1238b5c7	replace tests/next_pc's demo program with a simple expression parser as a better demo	2025-12-15 21:40:11 -08:00
Jacob Lifshay	bc9a3a5ce7	add missing copyright header and check-copyright.sh support for .mermaid	2025-12-15 03:00:37 -08:00
Jacob Lifshay	d42f010cda	WIP fixing bugs	2025-12-15 02:48:40 -08:00