mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-17 16:52:16 +00:00
7 lines
284 B
Markdown
7 lines
284 B
Markdown
# Verific Test Cases
|
|
|
|
## Disabled
|
|
|
|
- `bounds`: checks top and bottom bound attributes, which are removed to avoid OpenSTA issues
|
|
- `memory_semantics`: relies on initial values being retained, which we do not want
|
|
- `rom_case`: relies on using Verific's VHDL frontend rather than GHDL
|