mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-12 18:24:44 +00:00
Code Activity

Update Verific

Browse source
This commit is contained in:
Akash Levy 2024-10-02 23:09:36 -07:00
parent bc317a3930
commit 2d8588f15b
2 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/verific/README.md
View file

@ -4,4 +4,4 @@
- `bounds`: checks top and bottom bound attributes, which are removed to avoid OpenSTA issues
- `memory_semantics`: relies on initial values being retained, which we do not want
- `rom_case`: relies on using Verific's frontend rather than GHDL
- `rom_case`: relies on using Verific's VHDL frontend rather than GHDL

2
verific

@ -1 +1 @@
Subproject commit 5f12c8bbded4fb26f23a837fc2017d851a24e27e
Subproject commit 7934691f3b70918adef8c56d6842acbec53907df