Akash Levy 60e598b9c8 Define SYNTHESIS earlier and in both, support ignored module specification		2024-05-17 04:46:28 -07:00
..
aiger
ast
blif
json
liberty
rpc
rtlil
verific
verilog