3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-28 05:58:57 +00:00
yosys/tests
Eddie Hung 7a62ee57b4
Merge pull request #2024 from YosysHQ/eddie/primitive_src
verilog: set src attribute for primitives
2020-05-05 06:49:18 -07:00
..
aiger
arch
asicworld
bram
errors
fsm
hana
liberty
lut
memfile
memories
opt
opt_share
proc
realmath
rpc
sat
select
share
simple
simple_abc9
smv
sva
svinterfaces
svtypes
techmap
tools
unit
various Merge pull request #2024 from YosysHQ/eddie/primitive_src 2020-05-05 06:49:18 -07:00
vloghtb