mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
Adds TDP submodule to generator. Adds shorthand expected signal to testbench (mostly to make it easier when I look at the vcd dump to figure out what I did wrong in tests). |
||
---|---|---|
.. | ||
pp3 | ||
qlf_k6n10f | ||
.gitignore |