mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-12 23:46:40 +00:00
284 B
284 B
Verific Test Cases
Disabled
bounds
: checks top and bottom bound attributes, which are removed to avoid OpenSTA issuesmemory_semantics
: relies on initial values being retained, which we do not wantrom_case
: relies on using Verific's VHDL frontend rather than GHDL