mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 03:32:29 +00:00
4a99aa09cb
Specifically, the SDP configurations for RBRAM (ignoring 2048x09 because it makes the memlib format unhappy). Drop the unused defines from the synth pass. Remove comments from the lutram files referencing xilinx. |
||
|---|---|---|
| .. | ||
| abc9_model.v | ||
| arith_map.v | ||
| brams.txt | ||
| brams_defs.vh | ||
| brams_map.v | ||
| cells_map.v | ||
| cells_sim.v | ||
| cells_xtra.py | ||
| cells_xtra.v | ||
| dsp_map.v | ||
| ff_map.v | ||
| lut_map.v | ||
| lutrams.txt | ||
| lutrams_map.v | ||
| Makefile.inc | ||
| mux_map.v | ||
| retarget_map.v | ||
| synth_analogdevices.cc | ||