mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-18 03:46:18 +00:00
8 lines
295 B
Markdown
8 lines
295 B
Markdown
# Verific Test Cases
|
|
|
|
## Disabled
|
|
|
|
- `bounds`: relies on using Verific's VHDL frontend
|
|
- `memory_semantics`: relies on initial values being retained, which we do not want
|
|
- `rom_case`: relies on using Verific's VHDL frontend
|
|
- `blackbox*`: we need different behavior for parametrized blackboxes
|