| .. |
|
aiger
|
aiger: add regression test for sliced output segfault
|
2025-05-09 16:01:47 +02:00 |
|
alumacc
|
|
|
|
arch
|
URAM mapping : Add test for 2048 x 144b
|
2025-05-10 14:53:56 +02:00 |
|
asicworld
|
|
|
|
bind
|
|
|
|
blif
|
|
|
|
bram
|
|
|
|
cxxrtl
|
Reinstate #4768
|
2025-04-08 11:58:05 +12:00 |
|
errors
|
|
|
|
fmt
|
|
|
|
fsm
|
|
|
|
functional
|
|
|
|
hana
|
|
|
|
liberty
|
libcache: fix test
|
2025-05-09 12:40:38 +02:00 |
|
lut
|
|
|
|
memfile
|
|
|
|
memlib
|
fixes for the yosys test
|
2025-03-27 17:19:08 -07:00 |
|
memories
|
|
|
|
opt
|
Merge branch 'YosysHQ:main' into main
|
2025-07-18 09:38:39 -07:00 |
|
opt_share
|
|
|
|
peepopt
|
Bump yosys to latest
|
2025-05-15 14:44:26 -07:00 |
|
proc
|
tests: add cases covering full_case and parallel_case semantics
|
2025-05-29 20:45:57 -06:00 |
|
realmath
|
|
|
|
rpc
|
|
|
|
sat
|
share: Cleanup and additional testing
|
2025-04-15 12:34:46 +02:00 |
|
select
|
design.cc: Fix selections when copying
|
2025-04-08 16:35:12 +12:00 |
|
share
|
|
|
|
silimate
|
Merge pull request #82 from donn/splitlarge
|
2025-05-15 15:00:45 -07:00 |
|
sim
|
fstdata.cc: Fix last step
|
2025-05-12 13:18:19 +12:00 |
|
simple
|
Final cleanup
|
2025-02-14 10:18:13 -08:00 |
|
simple_abc9
|
Reinstate #4768
|
2025-04-08 11:58:05 +12:00 |
|
smv
|
|
|
|
sva
|
|
|
|
svinterfaces
|
|
|
|
svtypes
|
Merge branch 'YosysHQ:main' into main
|
2025-06-02 18:47:14 +02:00 |
|
techmap
|
Merge branch 'YosysHQ:main' into main
|
2025-07-16 14:59:29 -07:00 |
|
tools
|
|
|
|
unit
|
libparse: LibertyExpression unit test
|
2025-07-15 12:53:30 +02:00 |
|
various
|
Merge branch 'YosysHQ:main' into main
|
2025-07-18 09:38:39 -07:00 |
|
verific
|
Merge branch 'YosysHQ:main' into main
|
2025-07-15 00:04:28 -04:00 |
|
verilog
|
verilog: add support for SystemVerilog string literals.
|
2025-07-03 20:51:12 -06:00 |
|
vloghtb
|
|
|
|
xprop
|
|
|
|
gen-tests-makefile.sh
|
Update gen-tests-makefile.sh
|
2025-03-27 10:33:51 +13:00 |
