3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-10 08:01:14 +00:00
yosys/tests
2026-07-17 23:32:34 +02:00
..
aiger
alumacc
arch Merge pull request #5973 from YosysHQ/lofty/abc-refactor-7 2026-07-09 08:46:46 +00:00
arith_tree
asicworld Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
bind
blif
bram Add initial codecov support 2026-07-10 12:19:59 +02:00
bugpoint Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
check_mem
cxxrtl Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
errors
fmt
fsm
functional Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
hana Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
liberty Add scl caching test. 2026-07-10 14:52:06 +02:00
lut
memfile
memlib Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
memories Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
opt bug2920: disable 2026-07-17 23:32:34 +02:00
opt_share
peepopt
proc Merge branch 'main' into nella/latch-toggle 2026-07-08 11:41:08 +02:00
pyosys
realmath
rpc
rtlil Testcases for new truncation checks 2026-07-10 14:37:19 +02:00
sat Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
sdc Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
select
share
sim Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
simple
simple_abc9
smv
sva
svinterfaces
svtypes Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
techmap Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
tools
unit Tescases for Width Limit, Resize and Overflow 2026-07-09 14:34:56 +02:00
various Merge pull request #5973 from YosysHQ/lofty/abc-refactor-7 2026-07-09 08:46:46 +00:00
verific Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
verilog Rm. 2026-07-07 04:03:17 +02:00
vloghtb
write_verilog
xprop
.gitignore
common.mk
gen_tests_makefile.py
Makefile Add initial codecov support 2026-07-10 12:19:59 +02:00
pass-fuzzing.md Remove trailing whitespaces 2026-06-23 07:24:59 +02:00