3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-14 19:24:45 +00:00
yosys/techlibs/quicklogic
2025-03-11 16:28:09 +01:00
..
common
pp3
qlf_k6n10f quicklogic: add fracturable full-block dspv1 to keep vendor simulation model unchanged 2025-03-11 10:35:31 +01:00
.gitignore
Makefile.inc quicklogic: add fracturable full-block dspv1 to keep vendor simulation model unchanged 2025-03-11 10:35:31 +01:00
ql_bram_merge.cc
ql_bram_types.cc
ql_dsp.cc ql_dsp: Add help 2025-03-11 16:26:54 +01:00
ql_dsp.pmg ql_dsp: Relax packing condition 2025-03-11 16:28:09 +01:00
ql_dsp_io_regs.cc quicklogic: ql_dsp_io_regs debug print 2025-03-11 10:35:31 +01:00
ql_dsp_macc.cc ql_dsp_macc: Support v2 DSP 2025-03-11 10:35:31 +01:00
ql_dsp_macc.pmg
ql_dsp_simd.cc quicklogic: add fracturable full-block dspv1 to keep vendor simulation model unchanged 2025-03-11 10:35:31 +01:00
ql_ioff.cc create duplicate IOFFs if multiple output ports are connected to the same register 2025-01-31 11:28:57 +01:00
synth_quicklogic.cc quicklogic: add fracturable full-block dspv1 to keep vendor simulation model unchanged 2025-03-11 10:35:31 +01:00