mirror of
https://github.com/YosysHQ/yosys
synced 2026-02-12 11:54:09 +00:00
4 lines
153 B
Systemverilog
4 lines
153 B
Systemverilog
module sv_top(input logic a, output logic y);
|
|
// Instantiates VHDL entity to ensure mixed -f list is required
|
|
vhdl_mod u_vhdl(.a(a), .y(y));
|
|
endmodule
|