3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-11 03:33:36 +00:00

Commit graph

  • a13b0f6b9e quicklogic: rename dspv1 full synth_quicklogic test for clarity Emil J. Tywoniak 2025-03-06 17:59:46 +0100
  • 7380cf6217 quicklogic: ql_dsp_simd add dspv1 test Emil J. Tywoniak 2025-03-06 12:56:11 +0100
  • 642c313947 quicklogic: remove irrelevant comments in dspv2 test Emil J. Tywoniak 2025-03-06 12:55:56 +0100
  • fcdd013c57 quicklogic: allow fractured mode on canonical dspv1 modules Emil J. Tywoniak 2025-03-06 12:55:26 +0100
  • 62885f1de3 quicklogic: ql_dsp_simd remove unused MODE_BITS packing Emil J. Tywoniak 2025-03-06 12:54:36 +0100
  • f55da95ec8 quicklogic: update dspv2_sim.v to v1.1 Feb21 Emil J. Tywoniak 2025-03-05 22:00:29 +0100
  • 9b52ba8738 quicklogic: ql_dsp_simd add dspv2 support, fix dspv1 Emil J. Tywoniak 2025-03-05 21:39:18 +0100
  • ed239b69fd ql_dsp_macc: whitespace. NFC Emil J. Tywoniak 2025-02-27 17:37:18 +0100
  • 651d5728d0 ql_dsp_macc: dspv2 Emil J. Tywoniak 2025-02-27 17:36:50 +0100
  • 47b270a03e synth_quicklogic: enable dspv2 tests, fix -dspv2 Emil J. Tywoniak 2025-02-25 11:59:41 +0100
  • c451d8ebb9 synth_quicklogic: add -dspv2 to opt into v2 DSP blocks Emil J. Tywoniak 2025-02-25 11:29:45 +0100
  • 370a033d4e qlf_k6n10f: Start tests Martin Povišer 2025-02-20 11:30:09 +0100
  • e1074e0e4e qlf_k6n10f: Fix DSPV2 models Martin Povišer 2025-02-20 11:28:34 +0100
  • 531374bec1 qlf_k6n10f: New ql_dsp pass, move to DSPV2 Martin Povišer 2025-02-04 10:30:15 +0100
  • cf6e96ba59
    Docs: Initial outline of minimizing designs Krystine Sherwin 2025-03-11 17:11:26 +1300
  • bf36050243
    Merge 583eb1addb into 6462cd2167 George Rennie 2025-03-11 10:06:20 +0700
  • 6462cd2167 Bump version github-actions[bot] 2025-03-11 00:22:03 +0000
  • 4d4e574ebb
    Merge pull request #60 from alaindargelas/peepopt_neg_sub Akash Levy 2025-03-10 15:48:49 -0700
  • e1671b45b6 Code review Alain Dargelas 2025-03-10 14:44:14 -0700
  • e360511339
    Merge branch 'YosysHQ:main' into main Akash Levy 2025-03-10 14:21:49 -0700
  • 9797e2dda1
    Merge pull request #59 from alaindargelas/src_attr_only Akash Levy 2025-03-10 14:06:38 -0700
  • ef1658b4b1
    Merge pull request #61 from alaindargelas/wheel_no_strip Akash Levy 2025-03-10 14:05:37 -0700
  • 811e0daeac Comment out strip Alain Dargelas 2025-03-10 14:01:07 -0700
  • 3da52326dd Undo muxpack change that causes test failures Akash Levy 2025-03-10 13:50:54 -0700
  • 6de80bc6b3 neg sub pass Alain Dargelas 2025-03-10 13:47:06 -0700
  • be3dfdc5ad splitcells: add tests Anhijkt 2025-03-10 19:41:22 +0200
  • 268459e00a write_verilog -srcattronly option Alain Dargelas 2025-03-10 10:15:24 -0700
  • ca9176cd0f share: bail better on too many patterns Emil J. Tywoniak 2025-03-10 17:55:04 +0100
  • 7677a76fed
    Merge pull request #4757 from YosysHQ/emil/yosys-config-version Emil J 2025-03-10 17:43:55 +0100
  • 1b1882fe56 write_verilog -srcattronly option Alain Dargelas 2025-03-10 09:29:48 -0700
  • e35032f2f6 write_verilog -onlysrcattr option Alain Dargelas 2025-03-10 09:27:27 -0700
  • 2e31dd3070 quicklogic: add fracturable full-block dspv1 to keep vendor simulation model unchanged emil/quicklogic-dspv1-extra-fracturable-model Emil J. Tywoniak 2025-03-10 17:12:31 +0100
  • c74df780b7
    Merge pull request #4884 from YosysHQ/docs-preview-functional_tutorial N. Engelhardt 2025-03-10 15:05:55 +0000
  • ecd8e4303d Makefile: add YOSYS_VER and friends to CXXFLAGS for plugin compat check fallback Emil J. Tywoniak 2024-11-19 19:40:35 +0100
  • d8a4991289
    Merge pull request #4931 from povik/buf-clean Martin Povišer 2025-03-10 15:10:17 +0100
  • 9e79b03b73 quicklogic: ql_dsp_io_regs debug print Emil J. Tywoniak 2025-03-06 18:01:28 +0100
  • 6eadad22c5 quicklogic: fix dspv2 tests Emil J. Tywoniak 2025-03-06 18:00:53 +0100
  • 7b68ef1cf9 quicklogic: ql_dsp_macc set fractured mode Emil J. Tywoniak 2025-03-06 18:00:23 +0100
  • b4dfc2e2d0 quicklogic: rename dspv1 full synth_quicklogic test for clarity Emil J. Tywoniak 2025-03-06 17:59:46 +0100
  • 329e6b366e quicklogic: ql_dsp_simd add dspv1 test Emil J. Tywoniak 2025-03-06 12:56:11 +0100
  • 281669667c quicklogic: remove irrelevant comments in dspv2 test Emil J. Tywoniak 2025-03-06 12:55:56 +0100
  • c922b0ae45 quicklogic: allow fractured mode on canonical dspv1 modules Emil J. Tywoniak 2025-03-06 12:55:26 +0100
  • 701c5e7ecc quicklogic: ql_dsp_simd remove unused MODE_BITS packing Emil J. Tywoniak 2025-03-06 12:54:36 +0100
  • 68b76e68b6 quicklogic: update dspv2_sim.v to v1.1 Feb21 Emil J. Tywoniak 2025-03-05 22:00:29 +0100
  • a32a6e5c6e quicklogic: ql_dsp_simd add dspv2 support, fix dspv1 Emil J. Tywoniak 2025-03-05 21:39:18 +0100
  • 1d773b50a4 opt_merge: fix dangling pointers in known_cells when keep attribute is used Emil J. Tywoniak 2025-03-10 13:02:49 +0100
  • 33bfc9d19c opt_merge: test more kinds of cells Emil J. Tywoniak 2025-03-10 12:56:21 +0100
  • ae7a97cc2d opt_merge: test some unary cells Emil J. Tywoniak 2025-03-10 12:30:00 +0100
  • 176faae7c9 opt_merge: fix trivial binary regression Emil J. Tywoniak 2025-03-10 11:43:13 +0100
  • 8903740147 opt_merge: switch to unordered_set Emil J. Tywoniak 2024-11-12 14:59:09 +0100
  • ffc057a89c opt_merge: fix the many collisions case Emil J. Tywoniak 2024-10-18 20:39:52 +0200
  • cbb776c626 opt_merge: avoid hashing strings Emil J. Tywoniak 2024-10-18 16:25:15 +0200
  • 2679e1d458 Undo the changes to muxcover so that Yosys tests can pass Akash Levy 2025-03-10 00:41:52 -0700
  • 73417368b4 Add muxcover changes Akash Levy 2025-03-09 22:08:19 -0700
  • 706872237f Only muxpack to pmux for size 3 or bigger (size 2 is just a mux) Akash Levy 2025-03-09 22:08:00 -0700
  • 6cfa779bfa Reduce verbosity of splitfanout Akash Levy 2025-03-09 22:07:30 -0700
  • cd1ac11a32
    Merge 52c7ebe734 into 8bb24badf2 Martin Povišer 2025-03-10 11:06:41 +1300
  • 86d67b47a4
    Merge branch 'YosysHQ:main' into main Akash Levy 2025-03-08 15:11:04 -0800
  • 8bb24badf2
    Merge pull request #4895 from YosysHQ/emil/fix-share-portbit-infinite-loop Emil J 2025-03-08 13:14:11 +0100
  • 98eefc5d1a Add file list support to read pass Jason Xu 2025-03-07 20:44:21 -0500
  • bf1eab565b Fix compile on WASI platform Jason Xu 2025-03-07 20:20:27 -0500
  • ac31bad656 Address all comments Jason Xu 2025-03-07 00:57:39 -0500
  • 8ec96ec806 Address most comments Jason Xu 2025-03-07 00:50:28 -0500
  • 0678c4dec9 Coding style update Jason Xu 2025-03-02 21:07:00 -0500
  • 8f46f53f18 Add clangd cache to gitignore file Jason Xu 2025-03-02 12:29:56 -0500
  • f62a9be153 Initial file list support Jason Xu 2025-03-02 12:24:57 -0500
  • 3098dcc86c
    Merge pull request #56 from alaindargelas/limit_fanout Akash Levy 2025-03-07 14:19:45 -0800
  • 52b1cbf456 Separate into 2 passes Alain Dargelas 2025-03-07 14:11:25 -0800
  • ef9772bd8d address review comments Zachary Snow 2024-04-14 11:55:57 -0400
  • 73cf658996 verilog: indirect AST_CONCAT and AST_TO_UNSIGNED port connections Zachary Snow 2024-02-11 13:28:14 -0500
  • 9f7cdd4bd4
    Merge pull request #4262 from RoaLogic/master Martin Povišer 2025-03-07 19:59:55 +0100
  • 557047fe1e opt_clean, simplemap: Add $buf handling Martin Povišer 2025-03-07 12:07:02 +0100
  • fa97c4830e Generalize muxadd to muxorder Akash Levy 2025-03-06 16:57:47 -0800
  • c54c3f66b7 Single call to splitnets Alain Dargelas 2025-03-06 16:46:22 -0800
  • 81ab3b5fed call splitnets for the whole design Alain Dargelas 2025-03-06 16:21:11 -0800
  • 913ac04764
    hierarchy: Derive abstract cells in top mod krys/fix_4927 Krystine Sherwin 2025-03-07 10:12:29 +1300
  • 5748b37b1c
    tests: Add test for reassigning localparam Krystine Sherwin 2025-03-07 10:10:05 +1300
  • c9785584da
    docs/rosette: Fix tenses Krystine Sherwin 2025-03-07 08:39:21 +1300
  • d4e4ece9fe bit split initial splitfanout call Alain Dargelas 2025-03-06 10:47:27 -0800
  • 5eb46f95c2 equiv_induct: change missing SAT model warning to error emil/equiv_induct-missing-model-error Emil J. Tywoniak 2025-03-06 18:15:52 +0100
  • caf921161c quicklogic: ql_dsp_io_regs debug print emil/quicklogic-simd-dspv2 Emil J. Tywoniak 2025-03-06 18:01:28 +0100
  • 8b6049a220 quicklogic: fix dspv2 tests Emil J. Tywoniak 2025-03-06 18:00:53 +0100
  • 1def0bc951 quicklogic: ql_dsp_macc set fractured mode Emil J. Tywoniak 2025-03-06 18:00:23 +0100
  • b420951e6c quicklogic: rename dspv1 full synth_quicklogic test for clarity Emil J. Tywoniak 2025-03-06 17:59:46 +0100
  • 7e3122848f quicklogic: ql_dsp_simd add dspv1 test Emil J. Tywoniak 2025-03-06 12:56:11 +0100
  • 6e1ba9206f quicklogic: remove irrelevant comments in dspv2 test Emil J. Tywoniak 2025-03-06 12:55:56 +0100
  • ebbac1f421 quicklogic: allow fractured mode on canonical dspv1 modules Emil J. Tywoniak 2025-03-06 12:55:26 +0100
  • 6685f92c93 quicklogic: ql_dsp_simd remove unused MODE_BITS packing Emil J. Tywoniak 2025-03-06 12:54:36 +0100
  • 7514c4738a quicklogic: update dspv2_sim.v to v1.1 Feb21 Emil J. Tywoniak 2025-03-05 22:00:29 +0100
  • a8c10eea03 quicklogic: ql_dsp_simd add dspv2 support, fix dspv1 Emil J. Tywoniak 2025-03-05 21:39:18 +0100
  • 2749b6f31b Get latest abc changes Akash Levy 2025-03-05 23:05:09 -0800
  • a078707872 Merge remote-tracking branch 'upstream/main' Akash Levy 2025-03-05 23:04:07 -0800
  • 4b598e317b getfanout factor Alain Dargelas 2025-03-05 13:10:53 -0800
  • f65d822935 cleanup dangling buffers Alain Dargelas 2025-03-05 11:49:12 -0800
  • 7d46ab08d5 clocks, resets filters Alain Dargelas 2025-03-05 10:28:49 -0800
  • bc05f4fead Use buf instead of pos Alain Dargelas 2025-03-05 09:40:26 -0800
  • 881080a827 Merge upstream Akash Levy 2025-03-05 07:54:26 -0800
  • 12137c7ac4 Update memory_dff naming Akash Levy 2025-03-05 06:39:47 -0800
  • e1fc67a693 Improve the naming in instance add functions Akash Levy 2025-03-05 06:37:36 -0800
  • 27c0fd9905 Fix pmuxtree naming Akash Levy 2025-03-05 06:36:17 -0800