| 
								
								
									 Clifford Wolf | f9a307a50b | namespace Yosys | 2014-09-27 16:17:53 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 309623ff17 | Sorting of object names in ilang backend | 2014-09-19 15:50:34 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 5dce303a2a | Changed backend-api from FILE to std::ostream | 2014-08-23 13:54:21 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 1cb25c05b3 | Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace | 2014-07-31 13:19:47 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 3c45277ee0 | Added wire->upto flag for signals such as "wire [0:7] x;" | 2014-07-28 12:12:13 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 7bd2d1064f | Using log_assert() instead of assert() | 2014-07-28 11:27:48 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 10e5791c5e | Refactoring: Renamed RTLIL::Design::modules to modules_ | 2014-07-27 11:18:30 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 4c4b602156 | Refactoring: Renamed RTLIL::Module::cells to cells_ | 2014-07-27 01:51:45 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | f9946232ad | Refactoring: Renamed RTLIL::Module::wires to wires_ | 2014-07-27 01:49:51 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | b7dda72302 | Changed users of cell->connections_ to the new API (sed command) git grep -l 'connections_' | xargs sed -i -r -e '
	s/(->|\.)connections_\["([^"]*)"\] = (.*);/\1set("\2", \3);/g;
	s/(->|\.)connections_\["([^"]*)"\]/\1get("\2")/g;
	s/(->|\.)connections_.at\("([^"]*)"\)/\1get("\2")/g;
	s/(->|\.)connections_.push_back/\1connect/g;
	s/(->|\.)connections_/\1connections()/g;' | 2014-07-26 15:58:23 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | cc4f10883b | Renamed RTLIL::{Module,Cell}::connections to connections_ | 2014-07-26 11:58:03 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 5826670009 | Various RTLIL::SigSpec related code cleanups | 2014-07-25 14:25:42 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 6aa792c864 | Replaced more old SigChunk programming patterns | 2014-07-24 23:10:58 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 4b4048bc5f | SigSpec refactoring: using the accessor functions everywhere | 2014-07-22 20:39:37 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | a233762a81 | SigSpec refactoring: renamed chunks and width to __chunks and __width | 2014-07-22 20:39:37 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 4147b55c23 | Added "autoidx" statement to ilang file format | 2014-07-21 15:15:18 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | fad8558eb5 | Merged OSX fixes from Siesh1oo with some modifications | 2014-03-13 12:48:10 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 968ae31cac | Added support for dump -append | 2014-02-04 23:45:30 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 74d0de3b74 | Updated manual/command-reference-manual.tex | 2013-12-28 12:14:47 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | f4b46ed31e | Replaced signed_parameters API with CONST_FLAG_SIGNED | 2013-12-04 14:24:44 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 93a70959f3 | Replaced RTLIL::Const::str with generic decoder method | 2013-12-04 14:14:05 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | ed441346ca | Added dump -m and -n options | 2013-11-29 10:33:36 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 0ef22c7609 | Added support for signed parameters in ilang | 2013-11-24 17:37:27 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | f71e27dbf1 | Remove auto_wire framework (smarter than the verilog standard) | 2013-11-24 17:29:11 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 09471846c5 | Major improvements in mem2reg and added "init" sync rules | 2013-11-21 13:49:00 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 1dcb683fcb | Write yosys version to output files | 2013-11-03 21:41:39 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 73914d1a41 | Added -selected option to various backends | 2013-09-03 19:10:11 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | af79b4bd98 | Fixed generation of newlines in "dump" output | 2013-06-10 12:38:02 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 21d9251e52 | Added "dump" command (part ilang backend) | 2013-06-02 17:53:30 +02:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 7fccad92f7 | Added more help messages | 2013-03-01 00:36:19 +01:00 |  | 
				
					
						| 
								
								
									 Clifford Wolf | 7764d0ba1d | initial import | 2013-01-05 11:13:26 +01:00 |  |