mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-10 01:05:49 +00:00
Code Activity
14731 commits 114 branches 54 tags 56 MiB
Commit graph

1 commit

Author SHA1 Message Date
Zachary Snow
73cf658996 verilog: indirect AST_CONCAT and AST_TO_UNSIGNED port connections 
- AST_CONCAT and AST_TO_UNSIGNED are always unsigned, but may generate
  RTLIL that exclusively reference a signed wire.
- AST_CONCAT may also contain a memory write.
 2025-03-07 20:27:02 +01:00