9325 commits

This branch

This branch

All branches

Author	SHA1	Message	Date
Clifford Wolf	9808acdc75	Added delete command	2014-02-02 17:11:19 +01:00
Clifford Wolf	a9e2d86f86	Added suuport for module attribute matching with A:<pattern>[=<pattern>] syntax	2014-02-02 16:47:17 +01:00
Clifford Wolf	0f88e28693	presentation progress	2014-02-02 13:30:49 +01:00
Clifford Wolf	9334c34170	presentation progress	2014-02-02 13:06:28 +01:00
Clifford Wolf	cdd6e11af5	Added support for blanks after -I and -D in read_verilog	2014-02-02 13:06:21 +01:00
Clifford Wolf	f4f0bd6eef	Fixed a bug in miter command	2014-02-01 22:53:27 +01:00
Clifford Wolf	374674aff4	Added sat -show-inputs and -show-outputs	2014-02-01 22:52:44 +01:00
Clifford Wolf	caf540d1ad	Added show -color support for cells and finished show -label implementation	2014-02-01 18:23:32 +01:00
Clifford Wolf	af325bf206	Fixed comment/eol parsing in ilang frontend	2014-02-01 17:28:02 +01:00
Clifford Wolf	d06258f74f	Added constant size expression support of sized constants	2014-02-01 13:50:23 +01:00
Clifford Wolf	1e2440e7ed	Added note about SystemVerilog assert statement to README	2014-02-01 13:04:49 +01:00
Clifford Wolf	fa92722358	Added miter command	2014-02-01 10:35:56 +01:00
Clifford Wolf	1c8f6f21b4	Progress on presentation	2014-01-31 12:48:31 +01:00
Clifford Wolf	ed8ad99960	More changes to techlibs/common/simlib.v for LEC	2014-01-31 11:21:29 +01:00
Clifford Wolf	36a808c572	presentation progress	2014-01-30 15:25:09 +01:00
Clifford Wolf	4df7e03ec9	Bugfix in name resolution with generate blocks	2014-01-30 15:01:28 +01:00
Clifford Wolf	672229eda5	Added yosys -H for command list	2014-01-30 12:32:59 +01:00
Clifford Wolf	34b39ec28a	presentation progress	2014-01-29 15:56:58 +01:00
Clifford Wolf	cbe77bf844	presentation progress	2014-01-29 12:15:38 +01:00
Clifford Wolf	aceab5fc08	Tiny change in example script in README	2014-01-29 11:11:10 +01:00
Clifford Wolf	96084e9864	Added -h command line option	2014-01-29 11:10:39 +01:00
Clifford Wolf	6a7d7e847d	Added test comments to techlibs/cmos/cmos_cells.lib	2014-01-29 10:51:02 +01:00
Clifford Wolf	c46b23ab23	Updated ABC to hg rev e6b09e1	2014-01-29 10:50:15 +01:00
Clifford Wolf	375c4dddc1	Added read_verilog -icells option	2014-01-29 00:59:28 +01:00
Clifford Wolf	a86f33653d	Major rewrite of techlibs/common/simlib.v for LEC (cadance conformal)	2014-01-29 00:36:03 +01:00
Clifford Wolf	961b791272	presentation progress	2014-01-28 20:28:22 +01:00
Clifford Wolf	2cb47355d4	Renamed manual/FILES_* directories	2014-01-28 06:55:47 +01:00
Clifford Wolf	842ca2f011	Progress on presentation	2014-01-28 06:51:50 +01:00
Clifford Wolf	a3ac6b6f47	Progress on presentation	2014-01-27 20:42:35 +01:00
Clifford Wolf	fb4c3dff33	Added first presentation slides	2014-01-27 17:08:19 +01:00
Clifford Wolf	fa103e55ad	Merge branch 'btor' of https://github.com/ahmedirfan1983/yosys	2014-01-26 02:29:19 +01:00
Clifford Wolf	fd6ca84f3c	Merge pull request #21 from hansiglaser/master ... beautified write_intersynth, enabled multiple "-map" for the extract pass	2014-01-25 17:28:17 -08:00
Johann Glaser	e9a2094774	enabled multiple "-map" for the extract pass	2014-01-25 21:11:34 +01:00
Johann Glaser	f13b3518aa	beautified write_intersynth	2014-01-25 20:16:38 +01:00
Ahmed Irfan	0325efe172	root bug corrected	2014-01-25 19:33:24 +01:00
Clifford Wolf	c1ed2607fb	Added support for // comments in liberty parser	2014-01-25 06:32:16 +01:00
Clifford Wolf	a139b49401	Merge branch 'btor'	2014-01-24 23:44:46 +01:00
Ahmed Irfan	137742786e	removed regex include	2014-01-24 18:04:37 +01:00
Ahmed Irfan	2e44b1b73a	merged clifford changes + removed regex	2014-01-24 17:35:42 +01:00
Clifford Wolf	210dda286f	Use techmap -share_map in btor scripts	2014-01-24 15:52:16 +01:00
Clifford Wolf	6804edd5d4	Moved btor scripts to backends/btor/	2014-01-24 15:48:07 +01:00
Clifford Wolf	da26bb4378	Restored Makefile	2014-01-24 15:47:09 +01:00
Clifford Wolf	ec167350b4	Restored IdString::check()	2014-01-24 15:46:41 +01:00
Clifford Wolf	d8300d1fb8	Merge branch 'btor' of https://github.com/ahmedirfan1983/yosys into btor	2014-01-24 15:43:42 +01:00
Clifford Wolf	0b47d907d3	Fixed handling of unsized constants in verilog frontend	2014-01-24 15:05:24 +01:00
Ahmed Irfan	761b8f99d7	minor change in script	2014-01-24 15:00:43 +01:00
Ahmed Irfan	9d07d83c5a	Merge branch 'master' of https://github.com/cliffordwolf/yosys into btor	2014-01-22 10:45:21 +01:00
Clifford Wolf	88fbdd4916	Fixed algorithmic complexity of AST simplification of long expressions	2014-01-20 20:25:20 +01:00
Ahmed Irfan	aa3cb20e1e	slice bug corrected	2014-01-20 18:35:52 +01:00
Ahmed Irfan	c347f2825f	assert feature	2014-01-20 10:45:02 +01:00