3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-14 09:55:37 +00:00
Commit graph

20 commits

Author SHA1 Message Date
Emil J. Tywoniak
e952044215 WIP 2026-07-20 12:27:17 +02:00
Emil J. Tywoniak
1210d8e117 WIP 2026-07-20 12:27:02 +02:00
Emil J. Tywoniak
6cd77a9af6 twine: start indexable colony with integer indices including preallocated twines 2026-07-20 12:27:02 +02:00
Emil J. Tywoniak
399cf1f970 BROKEN 2026-07-20 12:27:02 +02:00
Emil J. Tywoniak
10436f31cd WIP 2026-07-20 12:27:02 +02:00
Emil J. Tywoniak
301fc0a6a7 Patch: route staged cell names through per-Patch dict 2026-07-20 12:26:39 +02:00
Emil J. Tywoniak
9cebc6e412 patch: split into single-output patch + multi-output patch_ports; drop input-cone gc 2026-07-17 23:49:06 +02:00
Emil J. Tywoniak
aab3ab7cf4 patch: gc collects src from every removed cell; ff.cc routes through Patch 2026-07-17 23:49:06 +02:00
Emil J. Tywoniak
f977f3e9ad patch: merge src into existing cells; opt_merge/_inc + onehot + ff.cc use Patch 2026-07-17 23:49:06 +02:00
Emil J. Tywoniak
738b46941a opt_expr: convert remaining rewrites to patcher 2026-07-17 23:49:06 +02:00
Emil J. Tywoniak
64c01eec65 patch: don't track root cell deletions for perf 2026-07-17 23:48:59 +02:00
Emil J. Tywoniak
7652b1b52e opt_expr: WIP use patcher more 2026-07-17 23:48:18 +02:00
Emil J. Tywoniak
c7467e7edd patch: infer leaves for gc 2026-07-17 23:48:12 +02:00
Emil J. Tywoniak
19d007cd65 patch: instead of cell->cell, use port->sig rewrites 2026-07-17 23:48:12 +02:00
Emil J. Tywoniak
07d5115135 patch: source transfer 2026-07-17 23:48:06 +02:00
Emil J. Tywoniak
9f0c1843d3 patch: signorm, move 2026-07-17 23:48:00 +02:00
Emil J. Tywoniak
a00631595f patch: unique heap 2026-07-17 23:48:00 +02:00
Emil J. Tywoniak
277b6f47dc rtlil: add CellAdderMixin for shared Cell adder interface between Module and Patch 2026-07-17 23:48:00 +02:00
Emil J. Tywoniak
240dda9186 test_patch total basics 2026-07-17 23:47:35 +02:00
Emil J. Tywoniak
77dd01edfc patcher: start 2026-07-17 23:47:08 +02:00