mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-20 14:20:32 +00:00
Code Activity
15628 commits 121 branches 59 tags 69 MiB
Commit graph

15628 commits

This branch
This branch
All branches
Author SHA1 Message Date
Clifford Wolf
22c549ab37 Fixed BLIF parser for empty port assignments 2016-02-24 09:16:43 +01:00
Clifford Wolf
45af4a4acf Use easyer-to-read unoptimized ceil_log2() 
see here for details on the optimized version:
http://svn.clifford.at/handicraft/2016/esbmc/ceilog2.c
 2016-02-15 23:06:18 +01:00
Clifford Wolf
7a9257e7b5 Updated ABC to ae7d65e71adc 2016-02-15 15:30:46 +01:00
Clifford Wolf
85fe6d176f Updated command reference in manual 2016-02-14 11:02:11 +01:00
Clifford Wolf
0761ad6e18 Changelog for upcoming 0.6 release 2016-02-14 10:50:19 +01:00
Clifford Wolf
0c4b311242 Fixed more visual studio warnings 2016-02-14 09:35:25 +01:00
Clifford Wolf
bcc873b805 Fixed some visual studio warnings 2016-02-13 17:31:24 +01:00
Clifford Wolf
6f1d694171 Merge branch 'master' of github.com:cliffordwolf/yosys 2016-02-13 17:01:29 +01:00
Clifford Wolf
0d7fd2585e Added "int ceil_log2(int)" function 2016-02-13 16:52:16 +01:00
Clifford Wolf
0373bd98bb Fixed MXE ABC build 2016-02-13 15:43:23 +01:00
Clifford Wolf
a75f94ec4a Run dffsr2dff in synth_xilinx 2016-02-13 08:20:19 +01:00
Clifford Wolf
7bd329afa0 Support for more Verific primitives (patch I got per email) 2016-02-13 08:19:30 +01:00
Clifford Wolf
840a6dc893 Updated ABC 2016-02-08 01:13:53 +01:00
Clifford Wolf
0ccfb88728 Work around DDR dout sim glitches in ice40 SB_IO sim model 2016-02-07 11:19:48 +01:00
Clifford Wolf
e7bec9bbb8 Updated ABC 2016-02-07 08:56:32 +01:00
Clifford Wolf
825b99efc1 Added "stat -liberty" for calculating chip area 2016-02-04 12:26:13 +01:00
Clifford Wolf
6a27cbe5b1 Bugfix in Verific front-end 2016-02-03 08:59:57 +01:00
Clifford Wolf
4a3e1ded1e Updated verific build instructions 2016-02-02 19:50:17 +01:00
Clifford Wolf
801c022457 Improved dffsr2dff pass 2016-02-02 19:42:49 +01:00
Clifford Wolf
d69395ca08 Added dffsr2dff 2016-02-02 17:19:01 +01:00
Clifford Wolf
ba407da187 Added addBufGate module method 2016-02-02 11:26:07 +01:00
Clifford Wolf
d6592d5b99 Use alphanumerical order instead of idstring idx in opt_clean compare_signals() 2016-02-02 09:16:18 +01:00
Clifford Wolf
74657f88a1 Added CodeOfConduct 2016-02-01 16:36:59 +01:00
Clifford Wolf
7ef613ebdf Updated ABC to hg rev ee212a9e94df 2016-02-01 15:51:27 +01:00
Clifford Wolf
bd10927f45 Progress in cell library documentation 2016-02-01 13:58:10 +01:00
Clifford Wolf
17372d8abd Added "abc -luts" option, Improved Xilinx logic mapping 2016-02-01 12:40:32 +01:00
Clifford Wolf
9251553592 Improvements in dfflibmap (FFs with Q/QN outputs, DFFs from ADFFs) 2016-02-01 11:49:11 +01:00
Clifford Wolf
01bcc5663f SigMap performance improvement 2016-02-01 10:10:20 +01:00
Clifford Wolf
ea492abcf0 hashlib mfp<> performance improvements 2016-02-01 10:03:03 +01:00
Clifford Wolf
13e15a24a2 Added reserve() method to haslib classes and 
calculate hashtable size based on entries capacity, not size
 2016-01-31 22:50:34 +01:00
Clifford Wolf
173fc4f420 Merge branch 'rtlil_remove2_speedup' of https://github.com/kc8apf/yosys 2016-01-31 21:53:18 +01:00
Clifford Wolf
71f418c468 More clang sanitizer stuff 2016-01-31 19:55:48 +01:00
Rick Altherr
3c48de8e21 rtlil: Improve performance of SigSpec::extract(SigSpec, SigSpec*) 
Converting to a pool<SigBit> is fairly expensive due to inserts somewhat
frequently causing rehashing.  Instead, walk through the pattern SigSpec
directly on a chunk-by-chunk basis and apply it to this SigSpec's
individual bits.  Using chunks for the pattern minimizes the number of
iterations in the outer loop.
 2016-01-31 09:20:16 -08:00
Rick Altherr
0265d7b100 rtlil: speed up SigSpec::sort_and_unify() 
std::set<> internally is often a red-black tree which is fairly
expensive to create but fast to lookup.  In the case of
sort_and_unify(), a set<> is constructed as a temporary object to
attempt to speed up lookups.  Being a temporarily, however, the cost of
creation far outweights the lookup improvement and is a net performance
loss.  Instead, sort the vector<> that already exists and then apply
std::unique().
 2016-01-31 09:20:16 -08:00
Rick Altherr
89dc40f162 rtlil: improve performance of SigSpec::replace(SigSpec, SigSpec, SigSpec*) 2016-01-31 09:20:16 -08:00
Rick Altherr
34969d4140 genrtlil: avoid converting SigSpec to set<SigBit> when going through removeSignalFromCaseTree() 2016-01-31 09:20:16 -08:00
Rick Altherr
cd3e1095b0 rtlil: improve performance of SigSpec::remove2(SigSpec, SigSpec*) 2016-01-31 09:20:16 -08:00
Clifford Wolf
5462399c88 Meaningless coding style change 2016-01-31 16:12:35 +01:00
Clifford Wolf
aed8fb353c Merge branch 'rtlil_remove2_speedup' of https://github.com/kc8apf/yosys 2016-01-31 16:10:27 +01:00
Clifford Wolf
fe97110be0 Addedd clang sanitizers 2016-01-31 16:08:21 +01:00
Rick Altherr
43756559d8 rtlil: rewrite remove2() to avoid copying 2016-01-30 00:28:07 -08:00
Rick Altherr
12ebdef17c rtlil: duplicate remove2() for std::set<> 2016-01-29 23:06:40 -08:00
Rick Altherr
9e26147ccd rtlil: change IdString comparison operators to take references instead of copies 2016-01-29 23:06:40 -08:00
Clifford Wolf
8b3f8cd220 Added "equiv_struct -fwonly" 2016-01-08 10:59:16 +01:00
Clifford Wolf
f5008f4f8a Bugfixes in equiv_struct 2016-01-08 09:57:28 +01:00
Clifford Wolf
d00c63c927 Added "submod -copy" 2016-01-08 09:08:12 +01:00
Clifford Wolf
4393a8ffbf Added "write_blif -cname" mode 2016-01-06 14:32:28 +01:00
Clifford Wolf
c3fd03d722 Added "equiv_struct -maxiter <N>" 2016-01-06 13:54:54 +01:00
Clifford Wolf
1f8c47fb47 Added "equiv_add -try" mode 2016-01-06 13:54:00 +01:00
Clifford Wolf
1d62f8710f Fixed "splitnets -ports" for hierarchical designs 2015-12-22 13:25:00 +01:00