3973 commits

This branch

This branch

All branches

Author	SHA1	Message	Date
Clifford Wolf	3719281ed4	Automatically pack SigSpec on copy/assign	2014-07-26 13:59:30 +02:00
Clifford Wolf	e75e495c2b	Added new RTLIL::Cell port access methods	2014-07-26 12:22:58 +02:00
Clifford Wolf	cc4f10883b	Renamed RTLIL::{Module,Cell}::connections to connections_	2014-07-26 11:58:03 +02:00
Clifford Wolf	665759fcee	Cosmetic fixes for "make abc"	2014-07-26 11:55:58 +02:00
Clifford Wolf	f8a68b8f55	Added "Checklist for adding internal cell types"	2014-07-26 11:23:43 +02:00
Clifford Wolf	4755e14e7b	Added copy-constructor-like module->addCell(name, other) method	2014-07-26 00:38:44 +02:00
Clifford Wolf	2bec47a404	Use only module->addCell() and module->remove() to create and delete cells	2014-07-25 17:56:19 +02:00
Clifford Wolf	5826670009	Various RTLIL::SigSpec related code cleanups	2014-07-25 14:25:42 +02:00
Clifford Wolf	c762050e7f	Added RTLIL::SigSpec is_chunk()/as_chunk() API	2014-07-25 14:23:10 +02:00
Clifford Wolf	1834af5e53	Added "make vgtest"	2014-07-25 13:24:26 +02:00
Clifford Wolf	309d64d46a	Fixed two memory leaks in ast simplify	2014-07-25 13:24:10 +02:00
Clifford Wolf	50f22ff30c	Renamed some of the test cases in tests/simple to avoid name collisions	2014-07-25 13:01:45 +02:00
Clifford Wolf	0520bfea89	Fixed memory corruption in "opt_reduce" pass	2014-07-25 12:49:51 +02:00
Clifford Wolf	c4e4f79a2a	Disabled cover() for non-linux builds	2014-07-25 12:27:36 +02:00
Clifford Wolf	a8706b73a2	Added more stuff to checklist	2014-07-25 12:16:23 +02:00
Clifford Wolf	1488bc0c4f	Updated verific build/test instructions	2014-07-25 12:16:03 +02:00
Clifford Wolf	91bf0c90c8	Improvements in "cover" command	2014-07-25 12:04:40 +02:00
Clifford Wolf	6789e3002a	Removed Minisat dependency on zlib	2014-07-25 03:41:54 +02:00
Clifford Wolf	e4a0ab9bed	Added more stuff to the checklist	2014-07-25 03:41:53 +02:00
Clifford Wolf	7f1789ad1b	Fixed typo in cover id	2014-07-25 03:41:53 +02:00
Clifford Wolf	cd69925437	Added "make clean-abc"	2014-07-25 03:41:53 +02:00
Clifford Wolf	01dbf12ac9	Further improved "make" prettiness	2014-07-25 03:41:53 +02:00
Clifford Wolf	6aa792c864	Replaced more old SigChunk programming patterns	2014-07-24 23:10:58 +02:00
Clifford Wolf	7a608437c6	Updated ABC to hg id "b1e63d18768d"	2014-07-24 20:57:21 +02:00
Clifford Wolf	9962384d3e	Added cover() calls to opt_const	2014-07-24 20:47:18 +02:00
Clifford Wolf	10d2402e2f	Added cover_list() API	2014-07-24 20:47:18 +02:00
Clifford Wolf	45b4154b37	Added "make SMALL=1"	2014-07-24 19:03:57 +02:00
Clifford Wolf	34ea9e3f09	Now "make PRETTY=1" is the default setting	2014-07-24 17:55:55 +02:00
Clifford Wolf	38afbe62ef	Added percentage display to "make PRETTY=1"	2014-07-24 17:53:11 +02:00
Clifford Wolf	b17d6531c8	Added "make PRETTY=1"	2014-07-24 17:15:01 +02:00
Clifford Wolf	2f54345cff	Added "cover" command	2014-07-24 16:14:19 +02:00
Clifford Wolf	e589289df7	Some improvements in SigSpec packing/unpacking and checking	2014-07-24 15:05:41 +02:00
Clifford Wolf	7679000673	Now using a dedicated ELF section for all coverage counters	2014-07-24 15:05:05 +02:00
Clifford Wolf	22ede43b3f	Small changes regarding cover() and check() in SigSpec	2014-07-24 04:46:36 +02:00
Clifford Wolf	3a2c535777	Renamed RELEASE_CHECKLIST -> CHECKLIST	2014-07-24 04:24:47 +02:00
Clifford Wolf	798f713629	Added support for YOSYS_COVER_FILE env variable	2014-07-24 04:16:32 +02:00
Clifford Wolf	1b0d5fc22d	Added cover() calls to RTLIL::SigSpec methods	2014-07-24 03:50:28 +02:00
Clifford Wolf	9cf12570ba	Added support for YOSYS_COVER_DIR env variable	2014-07-24 03:49:32 +02:00
Clifford Wolf	6b1018314c	Added cover() API	2014-07-24 03:48:38 +02:00
Clifford Wolf	b31762d158	Added RELEASE_CHECKLIST	2014-07-24 02:13:37 +02:00
Clifford Wolf	2267db5834	Added "make config-gcc-4.7"	2014-07-24 02:12:24 +02:00
Clifford Wolf	fa71ae89ac	Added "make vloghtb"	2014-07-24 02:11:12 +02:00
Clifford Wolf	82fa356037	Added hashing to RTLIL::SigSpec relational and equal operators	2014-07-23 23:58:03 +02:00
Clifford Wolf	f368d792fb	Disabled RTLIL::SigSpec::check() in release builds	2014-07-23 21:42:44 +02:00
Clifford Wolf	95ac484548	Fixed release build	2014-07-23 21:38:18 +02:00
Clifford Wolf	375aa71dfe	Various fixes in Verific frontend for new RTLIL API	2014-07-23 21:35:01 +02:00
Clifford Wolf	2a41afb7b2	Added RTLIL::SigSpec::repeat()	2014-07-23 21:34:14 +02:00
Clifford Wolf	20a7965f61	Various small fixes (from gcc compiler warnings)	2014-07-23 20:45:27 +02:00
Clifford Wolf	c094c53de8	Removed RTLIL::SigSpec::optimize()	2014-07-23 20:32:28 +02:00
Clifford Wolf	8fd8e4a468	Turned RTLIL::SigSpec::optimize() to a no-op: a packed SigSpec is now always optimized	2014-07-23 20:11:55 +02:00