mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-08 18:11:00 +00:00
Code Activity
10767 commits 131 branches 68 tags 60 MiB
Commit graph

2 commits

Author SHA1 Message Date
gatecat
5dba138c87 intel_alm: Add IO buffer insertion 
Signed-off-by: gatecat <gatecat@ds0.me>
 2021-05-15 22:37:06 +01:00
Dan Ravensloft
034b9ec716 intel: move Cyclone V support to intel_alm 2020-08-20 18:25:05 +02:00
Renamed from techlibs/intel/cyclonev/cells_sim.v (Browse further)